-
公开(公告)号:US10462060B2
公开(公告)日:2019-10-29
申请号:US15896128
申请日:2018-02-14
Applicant: Mellanox Technologies, Ltd.
Inventor: Jacob Ruthstein , David Mozes , Dror Bohrer , Ariel Shahar , Lior Narkis , Noam Bloch
IPC: H04L12/851 , H04L12/26 , H04L12/801
Abstract: Packet flows received in a data network are assigned to respective entries of a database. During an accumulation interval byte counts of the assigned packet flows are accumulated in the respective database entries. The packet flows are classified as elephant flows when differences between the byte counts and a reference byte count exceed a threshold and are reported after expiration of the accumulation interval.
-
公开(公告)号:US20190081904A1
公开(公告)日:2019-03-14
申请号:US15701459
申请日:2017-09-12
Applicant: Mellanox Technologies, Ltd.
Inventor: Dror Bohrer , Noam Bloch , Lior Narkis , Hillel Chapman , Gilad Hammer
IPC: H04L12/863 , H04L12/813 , G06F9/455
CPC classification number: H04L47/6235 , G06F9/45558 , G06F2009/45595 , H04L45/74 , H04L47/20 , H04L49/70
Abstract: Network interface apparatus includes a host interface and a network interface, which receives packets in multiple packet flows destined for one or more virtual machines running on a host processor. Packet processing circuitry receives a first instruction from the host processor to offload preprocessing of the data packets in a specified flow in accordance with a specified rule, and initiates preprocessing of the data packets while writing one or more initial data packets from the specified flow to a temporary buffer. Upon subsequently receiving a second instruction to enable the specified rule, the initial data packets are delivered from the temporary buffer, after preprocessing by the packet processing circuitry, directly to a virtual machine to which the specified flow is destined, followed by preprocessing and delivery of subsequent data packets in the specified flow to the virtual machine.
-
公开(公告)号:US10826784B2
公开(公告)日:2020-11-03
申请号:US16246505
申请日:2019-01-13
Applicant: Mellanox Technologies, Ltd.
Inventor: Shahar Sarfaty , Dror Bohrer , Eitan Zahavi
Abstract: A method includes, in a Network Interface Controller (NIC) that communicates over a network, generating indications pertaining to a performance of the NIC. The indications are classified with respect to severity. At least some of the indications, for which the severity exceeds a predefined severity threshold, are assembled in performance notification packets. The performance notification packets are sent over the network.
-
4.
公开(公告)号:US20150172226A1
公开(公告)日:2015-06-18
申请号:US14132014
申请日:2013-12-18
Applicant: Mellanox Technologies Ltd.
Inventor: Idan Borshteen , Michael Kagan , Noam Bloch , Ariel Shachar , Hillel Chapman , Dror Bohrer , Diego Crupnicoff
IPC: H04L12/861 , H04L12/879
CPC classification number: H04L49/9057 , G06F15/17331 , H04L49/901 , H04L67/1097
Abstract: A method for communication includes receiving at a receiving node over a network from a sending node a succession of data packets belonging to a sequence of transactions, including at least one or more first packets belonging to a first transaction and one or more second packets belonging to a second transaction executed by the sending node after the first transaction, wherein at least one of the second packets is received at the receiving node before at least one of the first packets. At the receiving node, upon receipt of the data packets, data are written from the data packets in the succession to respective locations in a buffer. Execution of the second transaction at the receiving node is delayed until all of the first packets have been received and the first transaction has been executed at the receiving node.
Abstract translation: 一种用于通信的方法包括在接收节点通过网络从发送节点接收属于事务序列的一系列数据分组,包括属于第一事务的至少一个或多个第一分组和属于第一事务的一个或多个第二分组 在所述第一事务之后由所述发送节点执行的第二事务,其中在所述第一分组中的至少一个之前在所述接收节点处接收所述第二分组中的至少一个。 在接收节点,在接收到数据分组时,将数据从连续的数据分组写入缓冲器中的相应位置。 在接收节点处的第二事务的执行被延迟,直到已经接收到所有第一个分组并且已经在接收节点处执行了第一个事务。
-
公开(公告)号:US20190253362A1
公开(公告)日:2019-08-15
申请号:US15896128
申请日:2018-02-14
Applicant: Mellanox Technologies, Ltd.
Inventor: Jacob Ruthstein , David Mozes , Dror Bohrer , Ariel Shahar , Lior Narkis , Noam Bloch
IPC: H04L12/851 , H04L12/801 , H04L12/26
Abstract: Packet flows received in a data network are assigned to respective entries of a database. During an accumulation interval byte counts of the assigned packet flows are accumulated in the respective database entries. The packet flows are classified as elephant flows when differences between the byte counts and a reference byte count exceed a threshold and are reported after expiration of the accumulation interval.
-
公开(公告)号:US20190229999A1
公开(公告)日:2019-07-25
申请号:US16246505
申请日:2019-01-13
Applicant: Mellanox Technologies, Ltd.
Inventor: Shahar Sarfaty , Dror Bohrer , Eitan Zahavi
Abstract: A method includes, in a Network Interface Controller (NIC) that communicates over a network, generating indications pertaining to a performance of the NIC. The indications are classified with respect to severity. At least some of the indications, for which the severity exceeds a predefined severity threshold, are assembled in performance notification packets. The performance notification packets are sent over the network.
-
公开(公告)号:US10110518B2
公开(公告)日:2018-10-23
申请号:US14132014
申请日:2013-12-18
Applicant: Mellanox Technologies Ltd.
Inventor: Idan Burstein , Michael Kagan , Noam Bloch , Ariel Shachar , Hillel Chapman , Dror Bohrer , Diego Crupnicoff
IPC: H04L12/861 , H04L12/879 , H04L29/08 , G06F15/173
Abstract: A method for communication includes receiving at a receiving node over a network from a sending node a succession of data packets belonging to a sequence of transactions, including at least one or more first packets belonging to a first transaction and one or more second packets belonging to a second transaction executed by the sending node after the first transaction, wherein at least one of the second packets is received at the receiving node before at least one of the first packets. At the receiving node, upon receipt of the data packets, data are written from the data packets in the succession to respective locations in a buffer. Execution of the second transaction at the receiving node is delayed until all of the first packets have been received and the first transaction has been executed at the receiving node.
-
公开(公告)号:US11088966B2
公开(公告)日:2021-08-10
申请号:US16672682
申请日:2019-11-04
Applicant: MELLANOX TECHNOLOGIES, LTD.
Inventor: Adi Menachem , Alex Shpiner , Noam Bloch , Eitan Zahavi , Idan Burstein , Dror Bohrer , Roee Moyal
IPC: H04L1/00 , H04L12/931 , H04L12/861 , H04L12/851 , H04L12/935
Abstract: A network adapter includes a host interface and circuitry. The host interface is configured to connect locally between the network adapter and a host via a bus. The circuitry is configured to receive from one or more source nodes, over a communication network to which the network adapter is coupled, multiple packets destined to the host, and temporarily store the received packets in a queue of the network adapter, to send the stored packets from the queue to the host over the bus, to monitor a performance attribute of the bus, and in response to detecting, based at least on the monitored performance attribute, an imminent overfilling state of the queue, send a congestion notification to at least one of the source nodes from which the received packets originated.
-
公开(公告)号:US10887252B2
公开(公告)日:2021-01-05
申请号:US16181376
申请日:2018-11-06
Applicant: MELLANOX TECHNOLOGIES, LTD.
Inventor: Dror Bohrer , Noam Bloch , Peter Paneah , Richard Graham
IPC: G06F15/167 , H04L12/879 , H04L12/883 , H04L12/931 , H04L12/861 , H04L12/935
Abstract: A network interface device is connected to a host computer by having a memory controller, and a scatter-gather offload engine linked to the memory controller. The network interface device prepares a descriptor including a plurality of specified memory locations in the host computer, incorporates the descriptor in exactly one upload packet, transmits the upload packet to the scatter-gather offload engine via the uplink, invokes the scatter-gather offload engine to perform memory access operations cooperatively with the memory controller at the specified memory locations of the descriptor, and accepts results of the memory access operations.
-
公开(公告)号:US10382350B2
公开(公告)日:2019-08-13
申请号:US15701459
申请日:2017-09-12
Applicant: Mellanox Technologies, Ltd.
Inventor: Dror Bohrer , Noam Bloch , Lior Narkis , Hillel Chapman , Gilad Hammer
IPC: G06F9/455 , H04L12/741 , H04L12/813 , H04L12/863 , H04L12/931
Abstract: Network interface apparatus includes a host interface and a network interface, which receives packets in multiple packet flows destined for one or more virtual machines running on a host processor. Packet processing circuitry receives a first instruction from the host processor to offload preprocessing of the data packets in a specified flow in accordance with a specified rule, and initiates preprocessing of the data packets while writing one or more initial data packets from the specified flow to a temporary buffer. Upon subsequently receiving a second instruction to enable the specified rule, the initial data packets are delivered from the temporary buffer, after preprocessing by the packet processing circuitry, directly to a virtual machine to which the specified flow is destined, followed by preprocessing and delivery of subsequent data packets in the specified flow to the virtual machine.
-
-
-
-
-
-
-
-
-