Access control in peer-to-peer transactions over a peripheral component bus
    2.
    发明申请
    Access control in peer-to-peer transactions over a peripheral component bus 审中-公开
    通过外设组件总线进行对等交易中的访问控制

    公开(公告)号:US20170017609A1

    公开(公告)日:2017-01-19

    申请号:US15202590

    申请日:2016-07-06

    Abstract: Computing apparatus includes a central processing unit (CPU), which is configured to run concurrently multiple virtual machines, including at least first and second virtual machines. A peripheral component bus is connected to communicate with the CPU. Multiple peripheral devices are connected to communicate via the bus with the CPU and with others of the peripheral devices, including at least first and second peripheral devices that are each respectively partitioned into at least first and second functional entities, which are respectively assigned to serve the at least first and second virtual machines. Access control logic is configured to forward peer-to-peer communications initiated by the functional entities between the peripheral devices over the bus while inhibiting access in the peer-to-peer communications between the functional entities that are assigned to different ones of the virtual machines.

    Abstract translation: 计算装置包括中央处理单元(CPU),其被配置为同时运行多个虚拟机,包括至少第一和第二虚拟机。 连接外设组件总线以与CPU通信。 多个外围设备被连接以经由总线与CPU和外围设备的其他设备进行通信,包括至少第一和第二外围设备,每个外围设备分别被划分为至少第一和第二功能实体,其分别被分配用于服务于 至少第一和第二虚拟机。 访问控制逻辑被配置为通过总线转发由外围设备之间的功能实体发起的对等通信,同时禁止分配给不同虚拟机的功能实体之间的对等通信中的访问 。

    Methods and systems for network congestion management
    3.
    发明授权
    Methods and systems for network congestion management 有权
    网络拥塞管理的方法和系统

    公开(公告)号:US09544239B2

    公开(公告)日:2017-01-10

    申请号:US13803144

    申请日:2013-03-14

    CPC classification number: H04L47/35 H04L47/32 H04W28/0242 H04W28/0284

    Abstract: Methods and systems are disclosed for network congestion management. The methods and systems receive a first packet complying with a first network protocol comprising a first congestion indicator representative of a presence or absence of network congestion and further comprising a first set of data associated with a second network protocol, and provide an indication of the presence or absence of network congestion generated based, at least in part, on the first congestion indicator. The methods and systems also receive a first packet complying with a first network protocol comprising a first set of data associated with a second network protocol, and output a second packet complying with the first network protocol comprising a first congestion indicator representative of a presence of network congestion.

    Abstract translation: 公开了用于网络拥塞管理的方法和系统。 所述方法和系统接收符合第一网络协议的第一分组,所述第一分组包括表示网络拥塞存在或不存在的第一拥塞指示符,并且还包括与第二网络协议相关联的第一组数据,并且提供存在 或者至少部分地基于第一拥塞指示生成网络拥塞。 所述方法和系统还接收符合第一网络协议的第一分组,所述第一网络协议包括与第二网络协议相关联的第一组数据,并且输出符合所述第一网络协议的第二分组,所述第二分组包括表示网络存在的第一拥塞指示符 拥塞。

    DIRECT ACCESS TO LOCAL MEMORY IN A PCI-E DEVICE
    4.
    发明申请
    DIRECT ACCESS TO LOCAL MEMORY IN A PCI-E DEVICE 审中-公开
    直接访问PCI-E设备中的本地存储器

    公开(公告)号:US20150347349A1

    公开(公告)日:2015-12-03

    申请号:US14721009

    申请日:2015-05-26

    CPC classification number: G06F15/17331 G06F13/28 G06F13/4221

    Abstract: A method includes communicating between at least first and second devices over a bus in accordance with a bus address space, including providing direct access over the bus to a local address space of the first device by mapping at least some of the addresses of the local address space to the bus address space. In response to indicating, by the first device or the second device, that the second device requires to access a local address in the local address space that is not currently mapped to the bus address space, the local address is mapped to the bus address space, and the local address is accessed directly, by the second device, using the mapping.

    Abstract translation: 一种方法包括根据总线地址空间通过总线在至少第一和第二设备之间进行通信,包括通过映射本地地址的至少一些地址来提供总线上的直接访问到第一设备的本地地址空间 空间到公交地址空间。 响应于由第一设备或第二设备指示第二设备需要访问当前未映射到总线地址空间的本地地址空间中的本地地址,将本地地址映射到总线地址空间 ,并且第二设备使用映射直接访问本地地址。

    Application-assisted handling of page faults in I/O operations
    5.
    发明申请
    Application-assisted handling of page faults in I/O operations 有权
    I / O操作中页面故障的应用辅助处理

    公开(公告)号:US20140089451A1

    公开(公告)日:2014-03-27

    申请号:US13628155

    申请日:2012-09-27

    CPC classification number: G06F12/08 G06F12/1081

    Abstract: A method for data transfer includes receiving in an operating system of a host computer an instruction initiated by a user application running on the host processor identifying a page of virtual memory of the host computer that is to be used in receiving data in a message that is to be transmitted over a network to the host computer but has not yet been received by the host computer. In response to the instruction, the page is loaded into the memory, and upon receiving the message, the data are written to the loaded page.

    Abstract translation: 一种用于数据传输的方法包括在主计算机的操作系统中接收由主机处理器上运行的用户应用程序发起的指令,该指令标识主计算机的虚拟存储器的页面,该页面将用于在消息中接收数据 通过网络传送到主计算机,但尚未被主计算机接收。 响应该指令,页面被加载到存储器中,并且在接收到消息时,数据被写入加载的页面。

    Look-Ahead Handling of Page Faults in I/O Operations
    6.
    发明申请
    Look-Ahead Handling of Page Faults in I/O Operations 有权
    在I / O操作中预先处理页面错误

    公开(公告)号:US20140089450A1

    公开(公告)日:2014-03-27

    申请号:US13628075

    申请日:2012-09-27

    CPC classification number: G06F3/067 G06F3/061 G06F3/0656 G06F3/0659

    Abstract: A method for data transfer includes receiving in an input/output (I/O) operation a first segment of data to be written to a specified virtual address in a host memory. Upon receiving the first segment of the data, it is detected that a first page that contains the specified virtual address is swapped out of the host memory. At least one second page of the host memory is identified, to which a second segment of the data is expected to be written. Responsively to detecting that the first page is swapped out and to identifying the at least one second page, at least the first and second pages are swapped into the host memory. After swapping at least the first and second pages into the host memory, the data are written to the first and second pages.

    Abstract translation: 一种用于数据传输的方法包括在输入/输出(I / O)操作中接收要写入主机存储器中的指定虚拟地址的第一数据段。 在接收到数据的第一段时,检测到包含指定虚拟地址的第一页被转换出主机存储器。 标识主机存储器的至少一个第二页,期望数据的第二段被写入到其上。 响应于检测到第一页面被换出并且识别至少一个第二页面,至少第一页面和第二页面被交换到主机存储器中。 至少将第一页和第二页交换到主机存储器之后,数据被写入第一页和第二页。

    Access control in peer-to-peer transactions over a peripheral component bus

    公开(公告)号:US10303647B2

    公开(公告)日:2019-05-28

    申请号:US15202590

    申请日:2016-07-06

    Abstract: Computing apparatus includes a central processing unit (CPU), which is configured to run concurrently multiple virtual machines, including at least first and second virtual machines. A peripheral component bus is connected to communicate with the CPU. Multiple peripheral devices are connected to communicate via the bus with the CPU and with others of the peripheral devices, including at least first and second peripheral devices that are each respectively partitioned into at least first and second functional entities, which are respectively assigned to serve the at least first and second virtual machines. Access control logic is configured to forward peer-to-peer communications initiated by the functional entities between the peripheral devices over the bus while inhibiting access in the peer-to-peer communications between the functional entities that are assigned to different ones of the virtual machines.

    Sharing address translation between CPU and peripheral devices
    10.
    发明授权
    Sharing address translation between CPU and peripheral devices 有权
    共享CPU和外围设备之间的地址转换

    公开(公告)号:US09298642B2

    公开(公告)日:2016-03-29

    申请号:US13665946

    申请日:2012-11-01

    CPC classification number: G06F12/1081

    Abstract: A method for memory access includes maintaining in a host memory, under control of a host operating system running on a central processing unit (CPU), respective address translation tables for multiple processes executed by the CPU. Upon receiving, in a peripheral device, a work item that is associated with a given process, having a respective address translation table in the host memory, and specifies a virtual memory address, the peripheral device translates the virtual memory address into a physical memory address by accessing the respective address translation table of the given process in the host memory. The work item is executed in the peripheral device by accessing data at the physical memory address in the host memory.

    Abstract translation: 一种用于存储器访问的方法包括在主机操作系统在中央处理单元(CPU)上运行的主机操作系统的控制下维护主机存储器,用于由CPU执行的多个进程的各自的地址转换表。 在外围设备中接收与给定进程相关联的工作项,在主机存储器中具有相应的地址转换表,并指定虚拟存储器地址时,外围设备将虚拟存储器地址转换为物理存储器地址 通过访问主机存储器中给定进程的相应地址转换表。 通过访问主机存储器中的物理存储器地址上的数据,在外围设备中执行工作项。

Patent Agency Ranking