-
公开(公告)号：US20210250199A1
公开(公告)日：2021-08-12
申请号：US17248675
申请日：2021-02-02
Applicant: NXP B.V.
Inventor： Rainer Evers , Gerald Kwakernaat , Matthias Berthold Muth
Abstract: Disclosed are a transceiver device (100) and a method for interfacing between at least two different voltage domains (12, 14), namely a first supply voltage domain (12) having a higher first supply voltage and a second supply voltage domain (14) having a lower second supply voltage. The transceiver device (100) has: a first interface (110), which is supplied by the first supply voltage and is adapted to interface to at least one external first digital device (20) operating in the first supply voltage domain (12); a second interface (120), which is supplied by the second supply voltage and is adapted to interface to an external communication bus (24) operating in the second supply voltage domain (14); a first internal communication link (130), which is adapted to transfer transmit data, which can be generated by the external first digital device (20) operating in the first supply voltage domain (12), from the first interface (110) to the second interface (120), and a second internal communication link (170), which is adapted to transfer transmit data, which can be supplied from the external communication bus (24) operating in the second supply voltage domain (14), from the second interface (120) to the first interface (110). The transceiver device (100) may be embodied as a monolithic integrated circuit, which may be implemented in silicon-on-insulator, SOT, technology. The first and the second internal communication link (130, 170) may be based on the principles of one of differential voltage transmission (140, 180) and digital current loop transmission (150, 190).
-
公开(公告)号：US11516043B2
公开(公告)日：2022-11-29
申请号：US17248675
申请日：2021-02-02
Applicant: NXP B.V.
Inventor： Rainer Evers , Gerald Kwakernaat , Matthias Berthold Muth
Abstract: A transceiver has a first interface supplied by a first supply voltage to interface with external devices operating in a first supply domain and a second interface supplied by a second supply voltage and adapted to interface to an external communication bus operating in a second supply domain. The transceiver has a first internal communication link, which is adapted to transfer transmit data generated by an external device operating in the first supply domain, from the first interface to the second interface, and a second internal communication link, which is adapted to transfer transmit data be supplied from the external communication bus operating in the second supply domain from the second interface to the first interface.
-
公开(公告)号：US20230155694A1
公开(公告)日：2023-05-18
申请号：US18052522
申请日：2022-11-03
Applicant: NXP B.V.
Inventor： Rainer Evers
Abstract: An interference suppression module for an Ethernet transceiver, the interference suppression module comprising circuitry configured to: receive a receiver output from a receiver module of the Ethernet transceiver, the receiver module configured to output a logic-high when a received voltage signal is higher than a receiver threshold, and output a logic-low when the received voltage signal is lower than the receiver threshold; receive an energy detection output from an energy detection module of the Ethernet transceiver, the energy detection module configured to output a logic-high when the received voltage signal is higher than a positive energy detection threshold or lower than a negative energy detection threshold, and output a logic-low when the received voltage signal is between the positive and negative energy detection thresholds; and output a predefined logic state to a receive pin of the Ethernet transceiver when the energy detection output is a logic-low.
-
公开(公告)号：US20140372647A1
公开(公告)日：2014-12-18
申请号：US13919791
申请日：2013-06-17
Applicant: NXP B.V.
Inventor： Rainer Evers , Martin Wagner
IPC: G06F13/362
CPC classification number: G06F13/362 , G06F13/4072 , H04L25/028 , Y02D10/14 , Y02D10/151
Abstract: Aspects of the present disclosure are directed to single-wire bus communications. In accordance with one or more embodiments, a pull-up current is delimited when a single-wire bus circuit is operated at a dominant level during the transmission of data on the single-wire bus circuit. This approach can be implemented to facilitate power savings, such as in applications involving a master control circuit that transmits signals by driving the single-wire bus circuit between dominant and recessive levels.
Abstract translation: 本公开的方面涉及单线总线通信。 根据一个或多个实施例，当单线总线电路在单线总线电路上的数据传输期间以主要电平工作时，上拉电流被界定。 可以实现这种方法以便于功率节省，例如在涉及通过在显性和隐性水平之间驱动单线总线电路来发送信号的主控制电路的应用中。
-
Patent Agency Ranking
公开(公告)号：US20250119313A1
公开(公告)日：2025-04-10
申请号：US18819933
申请日：2024-08-29
Applicant: NXP B.V.
IPC: H04L12/40 , H04L12/407
Abstract: A method of operating a plurality of communications nodes in a 10BASE-T1S Ethernet network. The plurality of communications nodes are configured to implement a physical layer collision avoidance, PLCA, process. At least two of the communications nodes are candidate beacon generators. The method comprises: for each of the at least two candidate beacon generators, determining a time delay since a last received beacon, comparing the determined time delay with a threshold value associated with the candidate beacon generator, and if the time delay exceeds the threshold value then setting that candidate beacon generator as an in-use beacon generator; and the in-use beacon generator transmitting a beacon to define the start of a PLCA cycle, thereby triggering a transmit opportunity for each of the other communication nodes.
-
公开(公告)号：US11463555B2
公开(公告)日：2022-10-04
申请号：US16984593
申请日：2020-08-04
Applicant: NXP B.V.
Inventor： Rainer Evers , Donald Robert Pannell
IPC: H04L67/62 , H04L12/40 , H04L67/1097 , H04L67/566 , H04L12/46 , H04L67/146
Abstract: A proxy slave in a first LIN partition receives data from a proxy master in the second LIN partition which in turn receives the data from a slave in the second LIN partition. The proxy slave stores the data in a data structure and receives a read request from an originating master in the first LIN partition after the data is stored. The read request comprises a LIN message identifier subscribed to by the slave in the second LIN partition. The proxy slave accesses the data stored in the data structure based on the LIN message identifier in the read request; and sends a LIN response to the originating master with the stored data from the slave in the second LIN partition.
-
公开(公告)号：US10013379B2
公开(公告)日：2018-07-03
申请号：US15048354
申请日：2016-02-19
Applicant: NXP B.V.
Inventor： Bernd Uwe Gerhard Elend , Rainer Evers
CPC classification number: G06F13/404 , G06F13/22 , G06F13/364 , G06F13/4282 , H04B3/54 , H04B3/544 , H04B2203/5404 , H04L61/20 , H04L61/2038
Abstract: A system for assigning addresses to a plurality of communication nodes coupled via a power line is disclosed. Each of the plurality of communication nodes includes a current sensor. The plurality of communication nodes includes one master communication node and the master communication node is configured to start an auto-addressing process by asking the each of the plurality of communication nodes to sink a preselect amount of current and measure current, through the current sensor, flowing through the powerline under the each of the plurality of communication nodes. A first communication node in the plurality of communication nodes that does not measure any current flowing under the first communication node is assigned a first address.
-
公开(公告)号：US20170242816A1
公开(公告)日：2017-08-24
申请号：US15048354
申请日：2016-02-19
Applicant: NXP B.V.
Inventor： Bernd Uwe Gerhard Elend , Rainer Evers
IPC: G06F13/40 , G06F13/22 , G06F13/364 , H04L29/12 , G06F13/42
CPC classification number: G06F13/404 , G06F13/22 , G06F13/364 , G06F13/4282 , H04B3/54 , H04B3/544 , H04B2203/5404 , H04L61/20 , H04L61/2038
Abstract: A system for assigning addresses to a plurality of communication nodes coupled via a power line is disclosed. Each of the plurality of communication nodes includes a current sensor. The plurality of communication nodes includes one master communication node and the master communication node is configured to start an auto-addressing process by asking the each of the plurality of communication nodes to sink a preselect amount of current and measure current, through the current sensor, flowing through the powerline under the each of the plurality of communication nodes. A first communication node in the plurality of communication nodes that does not measure any current flowing under the first communication node is assigned a first address.
-
公开(公告)号：US09454500B2
公开(公告)日：2016-09-27
申请号：US13919791
申请日：2013-06-17
Applicant: NXP B.V.
Inventor： Rainer Evers , Martin Wagner
IPC: G06F13/00 , G06F13/362 , G06F13/40 , H04L25/02
CPC classification number: G06F13/362 , G06F13/4072 , H04L25/028 , Y02D10/14 , Y02D10/151
Abstract: Aspects of the present disclosure are directed to single-wire bus communications. In accordance with one or more embodiments, a pull-up current is delimited when a single-wire bus circuit is operated at a dominant level during the transmission of data on the single-wire bus circuit. This approach can be implemented to facilitate power savings, such as in applications involving a master control circuit that transmits signals by driving the single-wire bus circuit between dominant and recessive levels.
Abstract translation: 本公开的方面涉及单线总线通信。 根据一个或多个实施例，当单线总线电路在单线总线电路上的数据传输期间以主要电平工作时，上拉电流被界定。 可以实现这种方法以便于功率节省，例如在涉及通过在显性和隐性水平之间驱动单线总线电路来发送信号的主控制电路的应用中。
-
-
-
-
-
-
-
-
Search Results
9
records
(took 0.019 seconds)
