中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

119 records (took 0.024 seconds)

    CONNECTED MODE DISCONTINUOUS RECEPTION SETTINGS FOR PERIODIC TRAFFIC WITH JITTER
    101.
    发明公开
    CONNECTED MODE DISCONTINUOUS RECEPTION SETTINGS FOR PERIODIC TRAFFIC WITH JITTER 审中-公开

    公开(公告)号：US20240090076A1

    公开(公告)日：2024-03-14

    申请号：US17942990

    申请日：2022-09-12

    Applicant: QUALCOMM Incorporated

    Inventor： Prashanth Haridas Hande ,  Marcelo Schiocchet ,  Chih-Ping Li ,  Hyun Yong Lee ,  Yuchul Kim ,  Mickael Mondet ,  Vinay Melkote Krishnaprasad

    IPC: H04W76/28

    CPC classification number: H04W76/28

    Abstract: Methods, systems, and devices for wireless communications are described. A network entity may account for jitter in communications with a user equipment (UE) by adjusting connected mode discontinuous reception (CDRX) configuration parameters for the UE based on estimated downlink traffic arrival times. For a downlink traffic burst, the network entity may estimate a traffic arrival offset based on determining a traffic periodicity, an estimated arrival time associated with one or more packets of a traffic burst, and at least one jitter parameter. The jitter parameter may represent an uncertainty in the arrival time of the traffic burst. The network entity may select a CDRX offset value based on the estimated traffic arrival offset. The network entity may transmit (e.g., to a UE, such as an extended reality (XR) device) a message indicating the CDRX offset value, for example, as part of a CDRX configuration.

    Duty cycle configuration for power saving
    104.
    发明授权
    Duty cycle configuration for power saving 有权

    公开(公告)号：US11770773B2

    公开(公告)日：2023-09-26

    申请号：US17227148

    申请日：2021-04-09

    Applicant: QUALCOMM Incorporated

    Inventor： Prashanth Haridas Hande ,  Ravi Agarwal ,  Jafar Mohseni ,  Peter Pui Lok Ang ,  Linhai He ,  Aziz Gholmieh

    IPC: H04W52/02 ,  H04W72/21 ,  H04W72/23

    CPC classification number: H04W52/0235 ,  H04W52/0251 ,  H04W72/21 ,  H04W72/23

    Abstract: Methods, systems, and devices for wireless communication are described related to a duty cycle configuration for power saving. A user equipment (UE) may receive control signaling indicating a duty cycle for cycling between a first power state associated with a first configuration and a second power state associated with a second configuration. In some examples, the first and second configurations may indicate a bandwidth part (BWP) configuration, restricted reception or transmission of one or more channels within the BWP configuration, or both for the UE. The UE may communicate first data traffic in accordance with the first configuration while operating in the first power state. The UE may transition from the first power state to the second power state in accordance with the duty cycle. The UE may communicate second data traffic in accordance with the second configuration while operating in the second power state.

    Managing end-to-end delay budget for wireless communications
    110.
    发明授权
    Managing end-to-end delay budget for wireless communications 有权

    公开(公告)号：US11671378B2

    公开(公告)日：2023-06-06

    申请号：US17335806

    申请日：2021-06-01

    Applicant: QUALCOMM Incorporated

    Inventor： Prashanth Haridas Hande ,  Ravi Agarwal ,  Peerapol Tinnakornsrisuphap

    IPC: H04W28/02 ,  H04W24/08 ,  H04W28/18 ,  H04L47/283

    CPC classification number: H04L47/283 ,  H04W24/08 ,  H04W28/0236 ,  H04W28/0268 ,  H04W28/18

    Abstract: Methods, systems, and devices for wireless communications are described. A device may manage an end-to-end delay budget for wireless communications. The communication device may receive semi-static control signaling indicating a packet delay requirement. The communication device may receive dynamic control signaling from a different device indicating a packet delay measurement for one or more of a packet or a group of packets associated with the wireless communication in one or more of a downlink or an uplink. The communication device may adjust a packet delay parameter to compensate a delay for one or more of the downlink or the uplink based on the packet delay requirement and the packet delay measurement, and may communicate in the downlink, the uplink, or both based on the adjusted packet delay parameter.

Patent Agency Ranking