公开(公告)号：US11631187B2

公开(公告)日：2023-04-18

申请号：US17031645

申请日：2020-09-24

Applicant: Advanced Micro Devices, Inc. ,  ATI Technologies ULC

Inventor： Jan Henrik Achrenius ,  Mika Tuomi ,  Kiia Kallio ,  Pazhani Pillai ,  Laurent Lefebvre

IPC: G06T15/80 ,  G06T7/50

Abstract: Systems, apparatuses, and methods for implementing a depth buffer pre-pass are disclosed. A rendering application uses a binning approach to render primitives of a virtual scene on a tile-by-tile basis, with each tile corresponding to a portion of the screen. The application causes a depth buffer pre-pass to be performed for the primitives of the tile before a pixel shader is invoked. During the depth buffer pre-pass, only the depth part of the virtual scene is rendered to determine which pixel samples are visible and which pixel samples are hidden. Then, the scene is redrawn, but the pixel samples that are hidden are not sent to the pixel shader. In cases where a relatively large percentage of primitives overlap, this technique increases the efficiency of the rendering application since pixel shading can be avoided for the pixel samples that are hidden.

公开(公告)号：US11630715B2

公开(公告)日：2023-04-18

申请号：US17131512

申请日：2020-12-22

Applicant: Advanced Micro Devices, Inc. ,  ATI Technologies ULC

Inventor： Philip Ng ,  Buheng Xu

IPC: G06F11/07 ,  G06F13/38 ,  G06F9/46

Abstract: A method and system for recording and logging errors in a computer system includes reading first error handling information with respect to a transaction. The first error handling information is stored in a first component, and based upon a condition of the storage in the first component, an oldest error information is evicted from the first component.

公开(公告)号：US20230102063A1

公开(公告)日：2023-03-30

申请号：US17487480

申请日：2021-09-28

Applicant: ADVANCED MICRO DEVICES, INC. ,  ATI TECHNOLOGIES ULC

Inventor： DANIEL WAIHIM WONG ,  ALLEN J. PORTER

IPC: G06F9/50 ,  G06F11/34

Abstract: An optimized service-based pipeline includes a resource manager that receives a request that includes a description of a workload from a workload initiator such as an application. The resource manager identifies runtime utilization metrics of a plurality of processing resources, where the plurality of processing resources includes at least a first graphics processing unit (GPU) and a second GPU. The resource manager determines, based on the utilization metrics and one or more policies, a workload allocation recommendation for the workload. Thus, the workload initiator can determine whether placing a workload on a particular processing resource is preferable based on runtime behavior of the system and policies established of the workload.

公开(公告)号：US20230099455A1

公开(公告)日：2023-03-30

申请号：US17490303

申请日：2021-09-30

Applicant: ATI Technologies ULC

Inventor： Kamraan Nasim ,  Erez Koelewyn ,  Shadi Dashmiz

IPC: G06F9/4401 ,  H04L9/32

Abstract: Techniques described herein provide users with the ability to persistently adjust settings for boot-time features (BTF) of a computing device. A user requests a particular BTF configuration adjustment for a device via a device driver. The driver instructs trusted firmware of the device to store a boot override record in persistent storage accessible by a bootloader for the device. Upon implementation of the boot sequence for the device, the bootloader applies the changes reflected in the record to BTF configuration data. The boot override information is persistently available to the bootloader, which ensures that the configuration changes that the boot override record(s) represent are applied to the BTFs of the device until the boot override record(s) are cleared or invalidated. Further, to ensure the security of boot override record(s), the trusted firmware generates, for each record, an HMAC tag using an HMAC key derived from a Chip Endorsement Fused Secret from the hardware.

公开(公告)号：US20230096874A1

公开(公告)日：2023-03-30

申请号：US17488982

申请日：2021-09-29

Applicant: ATI Technologies ULC

Inventor： Keith Lee ,  Edward George Callway ,  Isobel Lees

IPC: G06T5/00 ,  G06K9/32

Abstract: Systems, apparatuses, and methods for implementing content adaptive processing via ringing estimation and suppression are disclosed. A ring estimator estimates the amount of ringing when a wide filter kernel is used for image processing. The amount of ringing can be specified as an under-shoot or an over-shoot. A blend factor calculation unit determines if the estimated amount of ringing is likely to be visually objectionable. If the ringing is likely to be visually objectionable, then the blend factor calculation unit generates a blend factor value to suppress the objectionable ringing. The blend factor value is generated for each set of source pixels based on this determination. The blend factor value is then applied to how the blending is mixed between narrow and wide filters for the corresponding set of source pixels. The preferred blending between the narrow and wide filters is changeable on a pixel-by-pixel basis during image processing.

公开(公告)号：US20230078439A1

公开(公告)日：2023-03-16

申请号：US17992451

申请日：2022-11-22

Applicant: Advanced Micro Devices, Inc. ,  ATI Technologies ULC

Inventor： GUHAN KRISHNAN ,  Carl K. Wakeland ,  Saikishore Reddipalli ,  Philip Ng

IPC: G06F21/74 ,  G06F21/57 ,  H04L67/104 ,  G06F13/42 ,  G06F15/78

Abstract: Devices, methods, and systems for secure communications on a computing device. A host operating system (OS) runs on a host processor in communication with a host memory. A secure OS runs on a coprocessor in communication with a secure memory. The coprocessor receives information from an external device over a secure peer-to-peer (P2P) connection. The secure P2P connection is managed by the secure OS and is not accessible by the host OS.

公开(公告)号：US11605149B2

公开(公告)日：2023-03-14

申请号：US17708500

申请日：2022-03-30

Applicant: ATI Technologies ULC

Inventor： Stephen L. Morein ,  Laurent Lefebvre ,  Andrew E. Gruber ,  Andi Skende

IPC: G06T1/20 ,  G06T15/80 ,  G06T15/00

Abstract: A graphics processing architecture in one example performs vertex manipulation operations and pixel manipulation operations by transmitting vertex data to a general purpose register block, and performing vertex operations on the vertex data by a processor unless the general purpose register block does not have enough available space therein to store incoming vertex data; and continues pixel calculation operations that are to be or are currently being performed by the processor based on instructions maintained in an instruction store until enough registers within the general purpose register block become available.

公开(公告)号：US20230053263A1

公开(公告)日：2023-02-16

申请号：US17884793

申请日：2022-08-10

Applicant: ATI TECHNOLOGIES ULC

Inventor： David I.J. GLEN

IPC: G09G5/36 ,  G09G3/20

Abstract: A graphics processing unit (GPU) includes a timing reference one or more processors configured to generate and provide, based on the timing reference, frames to a display system that supports variable refresh rates. The frames include a vertical blanking region having a first duration. The display system transmits information indicating an operation to be performed by the display system during the vertical blanking region of one or more subsequent frames. The one or more processors are configured to increase the first duration to a second duration in response to receiving the information indicating an operation to be performed by the display system during the vertical blanking region of at least one subsequent frame. In some cases, the first duration of the vertical blanking region is a minimum duration that corresponds to a maximum refresh rate supported by the display system.

公开(公告)号：US11568527B2

公开(公告)日：2023-01-31

申请号：US17031076

申请日：2020-09-24

Applicant: ATI TECHNOLOGIES ULC

Inventor： Feng Pan ,  Yang Liu ,  Crystal Sau ,  Wei Gao ,  Mingkai Shao ,  Dong Liu ,  Ihab Amer ,  Gabor Sines

IPC: G06T7/00 ,  H04N17/00 ,  H04N21/234 ,  G06V10/30 ,  G06V10/50 ,  G06V10/75

Abstract: Calculating, for each frame of a plurality of frames, a corresponding quality value; calculating, for each frame of the plurality of frames, based on one or more visual attributes of a frame, a weight for the corresponding quality value of the frame; calculating an aggregate quality value for the plurality of frames based on the weight and the corresponding quality value for each frame of the plurality of frames; and providing an assessment of the plurality of frames based on the aggregate quality value for the plurality of frames.

公开(公告)号：US11568248B2

公开(公告)日：2023-01-31

申请号：US16836785

申请日：2020-03-31

Applicant: ATI Technologies ULC

Inventor： Arash Hariri ,  Mehdi Saeedi ,  Boris Ivanovic ,  Gabor Sines

IPC: G06K9/62 ,  G06N3/08 ,  H03M7/32 ,  G06N20/10

Abstract: A processing device for executing a machine learning neural network operation includes memory and a processor. The processor is configured to receive input data at a layer of the machine learning neural network operation, receive a plurality of sorted filters to be applied to the input data, apply the plurality of sorted filters to the input data to produce a plurality of different feature maps, compress the plurality of different feature maps according to a similarity of the feature maps relative to each other and store the plurality of different feature maps in the memory.