中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

279 records (took 0.027 seconds)

    METHODS OF FORMING A PASSIVATION LAYER
    12.
    发明申请
    METHODS OF FORMING A PASSIVATION LAYER 有权
    形成钝化层的方法

    公开(公告)号：US20110263136A1

    公开(公告)日：2011-10-27

    申请号：US13070370

    申请日：2011-03-23

    Applicant: Soo-Young Kim ,  Chang-Ho Lee ,  Su-Min Park

    Inventor： Soo-Young Kim ,  Chang-Ho Lee ,  Su-Min Park

    IPC: H01L21/3105

    CPC classification number: H01L21/02118 ,  C08G73/10 ,  C08G73/1085 ,  C08G73/22 ,  C09D179/08 ,  G03F7/0233 ,  G03F7/40 ,  H01L21/02282

    Abstract: In a composition of forming a passivation layer, the composition includes about 30 to about 60 percent by weight of a mixed polymer resin formed by blending polyamic acid and polyhydroxy amide, about 3 to about 10 percent by weight of a photoactive compound, about 2 to about 10 percent by weight of a cross-linking agent and an organic solvent. The passivation layer formed by using the composition has superior mechanical and physical properties, in which disadvantages of polyimide and polybenzoxazole are compensated by mixing both materials.

    Abstract translation: 在形成钝化层的组合物中，组合物包含约30至约60重量％的通过共混聚酰胺酸和多羟基酰胺形成的混合聚合物树脂，约3至约10重量％的光活性化合物，约2至 约10重量％的交联剂和有机溶剂。 通过使用该组合物形成的钝化层具有优异的机械和物理性能，其中通过混合两种材料补偿聚酰亚胺和聚苯并恶唑的缺点。

    SYSTEMS AND METHODS FOR A DISCRETE RESIZING OF POWER DEVICES WITH CONCURRENT POWER COMBINING STRUCTURE FOR RADIO FREQUENCY POWER AMPLIFIER
    13.
    发明申请
    SYSTEMS AND METHODS FOR A DISCRETE RESIZING OF POWER DEVICES WITH CONCURRENT POWER COMBINING STRUCTURE FOR RADIO FREQUENCY POWER AMPLIFIER 有权
    用于无线电频率功率放大器的具有相同功率组合结构的功率器件分离的系统和方法

    公开(公告)号：US20110260797A1

    公开(公告)日：2011-10-27

    申请号：US12765988

    申请日：2010-04-23

    Applicant: Chang-Ho Lee

    Inventor： Chang-Ho Lee

    IPC: H03F3/68

    CPC classification number: H03F3/211

    Abstract: Systems and methods are provided for discrete resizing of power devices. The systems and methods can include a plurality of unit power amplifiers arranged in parallel, where each unit power amplifier includes at least one first input port, at least one first output port, and a plurality of sub-power-device cells configured in parallel between the at least one first input port and the at least one first output port; a switch controller, where the controller is operative to activate or deactivate at least one of the plurality of sub-power-device cells of a respective unit power amplifier; and an output matching network, where the matching network is configured to combine respective outputs from the respective plurality of unit power amplifiers to generate a system output, wherein during an operational state, all of the plurality of unit power amplifiers contribute outputs to the matching network to generate the system output.

    Abstract translation: 提供了用于功率器件分立调整大小的系统和方法。 该系统和方法可以包括并联布置的多个单位功率放大器，其中每个单位功率放大器包括至少一个第一输入端口，至少一个第一输出端口以及多个子功率器件单元 所述至少一个第一输入端口和所述至少一个第一输出端口; 开关控制器，其中所述控制器用于激活或去激活相应单元功率放大器的所述多个子功率器件单元中的至少一个; 以及输出匹配网络，其中匹配网络被配置为组合来自相应的多个单元功率放大器的各个输出以产生系统输出，其中在操作状态期间，所有多个单位功率放大器向输入匹配网络贡献输出 生成系统输出。

    Systems and methods for a SPDT switch or SPMT switch with transformer
    14.
    发明授权
    Systems and methods for a SPDT switch or SPMT switch with transformer 有权
    具有变压器的SPDT开关或SPMT开关的系统和方法

    公开(公告)号：US08044540B2

    公开(公告)日：2011-10-25

    申请号：US12565137

    申请日：2009-09-23

    Applicant: Dong Ho Lee ,  Minsik Ahn ,  Kyu Hwan An ,  Wangmyong Woo ,  Chang-Ho Lee ,  Joy Laskar

    Inventor： Dong Ho Lee ,  Minsik Ahn ,  Kyu Hwan An ,  Wangmyong Woo ,  Chang-Ho Lee ,  Joy Laskar

    IPC: H01H31/10

    CPC classification number: H03K17/693 ,  Y10T307/76

    Abstract: A SPDT or SPMT switch may include a transformer having a primary winding and a secondary winding, where a first end of the secondary winding is connected to a single pole port, where a first end of the primary winding is connected to a first throw port; a first switch having a first end and a second end, where the first end is connected to ground; and a second switch, where a second end of the secondary winding is connected to both a second end of the first switch and a first end of the second switch, where a second end of the second switch is connected to a second throw port, where the first switch controls a first communication path between the single pole port and the first throw port, and where the second switch controls a second communication path between the second throw port and the single pole port.

    Abstract translation: SPDT或SPMT开关可以包括具有初级绕组和次级绕组的变压器，其中次级绕组的第一端连接到单极端口，其中初级绕组的第一端连接到第一端口; 第一开关，其具有第一端和第二端，其中第一端连接到地; 以及第二开关，其中所述次级绕组的第二端连接到所述第一开关的第二端和所述第二开关的第一端，其中所述第二开关的第二端连接到第二突出端口，其中 第一开关控制单极端口和第一端口之间的第一通信路径，并且其中第二开关控制第二端口和单极端口之间的第二通信路径。

    Organic light emitting device and method of manufacturing the same
    15.
    发明申请
    Organic light emitting device and method of manufacturing the same 审中-公开
    有机发光装置及其制造方法

    公开(公告)号：US20110248259A1

    公开(公告)日：2011-10-13

    申请号：US13064670

    申请日：2011-04-07

    Applicant: Il-Soo Oh ,  Chang-Ho Lee ,  Hee-Joo Ko ,  Se-Jin Cho ,  Hyung-Jun Song ,  Jin Young Yun ,  Jong-Hyuk Lee

    Inventor： Il-Soo Oh ,  Chang-Ho Lee ,  Hee-Joo Ko ,  Se-Jin Cho ,  Hyung-Jun Song ,  Jin Young Yun ,  Jong-Hyuk Lee

    IPC: H01L51/50 ,  H01L51/40

    CPC classification number: H01L51/5231 ,  H01L27/3248 ,  H01L51/5088

    Abstract: An organic light emitting device and a method of manufacturing the same, the device including a substrate; a thin film transistor on the substrate, the thin film transistor including source and drain electrodes, an oxide semiconductor layer, a gate electrode, and a gate insulating layer that insulates the gate electrode from the source and drain electrodes; a first insulating layer on the thin film transistor; a cathode on the first insulating layer, the cathode being connected to one of the source and drain electrodes of the thin film transistor; a first layer on the cathode, the first layer including a first material, the first material including at least one of metal, metal sulfide, metal oxide, and metal nitride; an organic layer on the first layer; and an anode on the organic layer.

    Abstract translation: 一种有机发光器件及其制造方法，所述器件包括衬底; 薄膜晶体管，薄膜晶体管，其包括源电极和漏电极，氧化物半导体层，栅电极和栅极绝缘层，其使栅电极与源电极和漏电极绝缘; 薄膜晶体管上的第一绝缘层; 在所述第一绝缘层上的阴极，所述阴极连接到所述薄膜晶体管的源极和漏极之一; 阴极上的第一层，所述第一层包括第一材料，所述第一材料包括金属，金属硫化物，金属氧化物和金属氮化物中的至少一种; 第一层上的有机层; 和有机层上的阳极。

    Multipath accessible semiconductor memory device with host interface between processors
    18.
    发明授权
    Multipath accessible semiconductor memory device with host interface between processors 有权
    多路径可访问的半导体存储器件，具有处理器之间的主机接口

    公开(公告)号：US07941612B2

    公开(公告)日：2011-05-10

    申请号：US11829859

    申请日：2007-07-27

    Applicant: Yun-Hee Shin ,  Han-Gu Sohn ,  Young-Min Lee ,  Dong-Hyuk Lee ,  Jong-Wook Park ,  Ho-Cheol Lee ,  Mi-Jo Kim ,  Jung-Sik Kim ,  Chang-Ho Lee

    Inventor： Yun-Hee Shin ,  Han-Gu Sohn ,  Young-Min Lee ,  Dong-Hyuk Lee ,  Jong-Wook Park ,  Ho-Cheol Lee ,  Mi-Jo Kim ,  Jung-Sik Kim ,  Chang-Ho Lee

    IPC: G06F12/00

    CPC classification number: G11C7/1075 ,  G11C7/1012 ,  G11C11/4096

    Abstract: A multipath accessible semiconductor memory device provides an interface function between processors. The memory device may include a memory cell array having a shared memory area operationally coupled to two or more ports that are independently accessible by two or more processors, an access path forming unit to form a data access path between one of the ports and the shared memory area in response to external signals applied by the processors, and an interface unit having a semaphore area and mailbox areas accessible in the shared memory area by the two or more processors to provide an interface function for communication between the two or more processors.

    Abstract translation: 多路可及半导体存储器件提供处理器之间的接口功能。 存储器设备可以包括具有可操作地耦合到两个或更多个端口的共享存储器区域的存储单元阵列，该两个或多个端口可由两个或多个处理器独立地访问;访问路径形成单元，用于在一个端口和共享之间形成数据访问路径 响应于由处理器施加的外部信号的存储区域以及具有信号量区域和由两个或多个处理器在共享存储器区域中可访问的邮箱区域的接口单元，以提供用于两个或多个处理器之间的通信的接口功能。

    Limited current circuit of digital inverter for LCD backlight
    19.
    发明授权
    Limited current circuit of digital inverter for LCD backlight 有权
    LCD背光数字逆变器有限电流电路

    公开(公告)号：US07911147B2

    公开(公告)日：2011-03-22

    申请号：US11646720

    申请日：2006-12-27

    Applicant: Oh-Sang Kwon ,  Chang-Ho Lee ,  Yong-Kon Lee

    Inventor： Oh-Sang Kwon ,  Chang-Ho Lee ,  Yong-Kon Lee

    IPC: H05B37/00

    CPC classification number: H05B41/2858 ,  Y02B20/186

    Abstract: A limited current circuit of this invention comprising: a transformer that raises an alternating current (AC) power supplied from the digital inverter to an AC voltage of a high voltage to light a lamp; a voltage/current detection unit that detects at least one of the current and voltage supplied to the lamp; an A/D converter that converts the detected voltage/current value of analog to a digital value; and a microcontroller unit (MCU) that induces an LCC check point after the start of a striking process, compares at least one of the output current value and voltage value from the transformer with a preset reference value on the basis of an output signal of the A/D converter and then shuts down the inverter when the output current value or voltage value is determined to be abnormal, wherein the reference value comprises at least one of the current value and voltage value measured at the LCC check point when an object having noninductive resistance is not contacted to the inverter.

    Abstract translation: 本发明的有限电流电路包括：变压器，其将从数字逆变器提供的交流电（AC）电力提高到高电压的AC电压以点亮灯; 电压/电流检测单元，其检测提供给所述灯的电流和电压中的至少一个; A / D转换器，其将检测到的模拟电压/电流值转换为数字值; 以及在触发过程开始之后引起LCC检查点的微控制器单元（MCU），将来自变压器的输出电流值和电压值中的至少一个与预设的参考值进行比较，基于输出信号 A / D转换器，然后当输出电流值或电压值被确定为异常时，关闭逆变器，其中参考值包括当具有非导体的物体时在LCC检查点测量的电流值和电压值中的至少一个 电阻不接触逆变器。

    Systems, methods, and apparatuses for complementary metal oxide semiconductor (CMOS) antenna switches using body switching in multistacking structure
    20.
    发明授权
    Systems, methods, and apparatuses for complementary metal oxide semiconductor (CMOS) antenna switches using body switching in multistacking structure 有权
    在多层结构中使用身体切换的互补金属氧化物半导体（CMOS）天线开关的系统，方法和装置

    公开(公告)号：US07890063B2

    公开(公告)日：2011-02-15

    申请号：US11857322

    申请日：2007-09-18

    Applicant: Minsik Ahn ,  Chang-Ho Lee ,  Changhyuk Cho ,  Jaejoon Chang ,  Wangmyong Woo ,  Haksun Kim ,  Joy Laskar

    Inventor： Minsik Ahn ,  Chang-Ho Lee ,  Changhyuk Cho ,  Jaejoon Chang ,  Wangmyong Woo ,  Haksun Kim ,  Joy Laskar

    IPC: H04B1/44

    CPC classification number: H03K17/693 ,  H03K17/063 ,  H03K17/102 ,  H03K2217/0018 ,  H04B1/48

    Abstract: Embodiments of the invention may provide for a CMOS antenna switch, which may be referred to as a CMOS SP4T switch. The CMOS antenna switch may operate at a plurality of frequencies, perhaps around 900 MHz and 1.9 GHz according to an embodiment of the invention. The CMOS antenna switch may include both a receiver switch and a transmit switch. The receiver switch may utilize a multi-stack transistor with body substrate tuning to block high power signals from the transmit path as well as to maintain low insertion loss at the receiver path. On the other hand, in the transmit switch, a body substrate tuning technique may be applied to maintain high power delivery to the antenna. Example embodiments of the CMOS antenna switch may provide for 31 dBm P 1 dB at both bands (e.g., 900 MHz and 1.8 GHz). In addition, a 0.9 dB and −1.1 dB insertion loss at 900 MHz and 1.9 GHz, respectively, may be obtained according to example embodiments of the invention.

    Abstract translation: 本发明的实施例可以提供CMOS天线开关，其可以被称为CMOS SP4T开关。 根据本发明的实施例，CMOS天线开关可以以多个频率操作，可能大约在900MHz和1.9GHz。 CMOS天线开关可以包括接收器开关和发送开关。 接收器开关可以利用具有主体衬底调谐的多层晶体管来阻挡来自发射路径的高功率信号以及在接收器路径处保持低的插入损耗。 另一方面，在发送开关中，可以应用主体衬底调谐技术来保持对天线的高功率输送。 CMOS天线开关的示例实施例可以在两个频带（例如，900MHz和1.8GHz）处提供31dBm的P 1 dB。 此外，根据本发明的示例实施例，可以分别获得在900MHz和1.9GHz处的0.9dB和-1.1dB的插入损耗。

Patent Agency Ranking