High efficiency transducer driver
    12.
    发明授权

    公开(公告)号:US10659887B2

    公开(公告)日:2020-05-19

    申请号:US16001596

    申请日:2018-06-06

    Abstract: A system may include a charge pump configured to transfer electrical energy from a source of electrical energy coupled to an input of the charge pump to an energy storage device coupled to an output of the charge pump and configured to store the electrical energy transferred from the source of electrical energy, a power converter configured to transfer electrical energy from the energy storage device to an output of the power converter, wherein the power converter comprises a first plurality of switches and a power inductor arranged such that one switch of the first plurality of switches is coupled between the power inductor and the output of the charge pump, an output stage configured to transfer electrical energy between the output of the power converter to a load coupled to an output of the output stage, the output stage comprising a second plurality of switches, and a controller configured to generate an output voltage at the output of the output stage as an amplified version of an input signal.

    Configurable control loop topology for a pulse width modulation amplifier

    公开(公告)号:US10193505B2

    公开(公告)日:2019-01-29

    申请号:US15661446

    申请日:2017-07-27

    Abstract: In accordance with embodiments of the present disclosure, a system may have a configurable control loop technology, wherein the system comprises a first mode control loop, a second mode control loop and a reconfigurable pulse width modulator (PWM) configured to generate an output signal from an input signal. The reconfigurable PWM may include a digital PWM and an analog PWM and may be configured such that when the first mode control loop is activated, the reconfigurable PWM utilizes the analog PWM to generate the output signal from the input signal and when the second mode control loop is activated, the reconfigurable PWM utilizes the digital PWM to generate the output signal from the input signal and the digital PWM receives its input from a digital proportional integral derivative controller.

    High common mode rejection ratio (CMRR) current monitoring circuit using floating supplies

    公开(公告)号:US11296666B1

    公开(公告)日:2022-04-05

    申请号:US16796475

    申请日:2020-02-20

    Abstract: A high CMRR current monitoring circuit includes a first stage that receives a current sense signal, a voltage across a current sense resistor in series with an output of a class-D amplifier. First stage is powered by at least one floating supply and/or reference that tracks the amplifier output. First stage applies gain to the current sense signal to generate an intermediate signal. A second stage receives the intermediate signal and is powered by a ground-referenced supply and provides an amplified representation of the current sense signal. The floating supply is supplied by a capacitive-coupled power source driven by the ground-referenced supply. The second stage output may be a voltage relative to ground or a digital signal. The intermediate signal may be a current, digital signal, or amplified version of the current sense signal voltage. The first stage may be a transconductance amplifier and the second stage a transimpedance amplifier.

Patent Agency Ranking