Managing on-chip power rail between internal power supply and external power supply

    公开(公告)号:US11300987B1

    公开(公告)日:2022-04-12

    申请号:US17214310

    申请日:2021-03-26

    Abstract: A system may include an integrated circuit comprising an on-chip power supply and an internal power rail, a gate-controlled supply switch configured to be coupled between the on-chip power supply and an external power supply such that the internal power rail is regulated by the on-chip power supply when the gate-controlled supply switch is open and the internal power rail is regulated by the external power supply when the gate-controlled supply switch is closed, and a control circuit configured to monitor conditions associated with the on-chip power supply when the gate-controlled supply switch is transitioning between switch states and based on the conditions, control a rate of charging or discharging of a capacitance coupled to a gate of the gate-controlled supply switch.

    Sense resistor and method for forming same

    公开(公告)号:US11953531B2

    公开(公告)日:2024-04-09

    申请号:US17118330

    申请日:2020-12-10

    CPC classification number: G01R27/02 H01C1/14 H01C1/16 H01C17/00

    Abstract: An apparatus may include a sense resistor comprising a plurality of parallel-coupled resistor elements, a plurality of positive voltage sense points, and a plurality of negative voltage sense points. A first passive combination network may be configured to combine the plurality of positive voltage sense points into a single positive sense terminal and a second passive combination network may be configured to combine the plurality of negative voltage sense points into a single negative sense terminal. The first passive combination network and the second passive combination network may be arranged such that a sense voltage is measurable between the single positive sense terminal and the single negative sense terminal and a dependence of the sense voltage on a variation in current density in the parallel-coupled resistor elements is minimized.

    Efficient use of energy in a switching power converter

    公开(公告)号:US11909317B2

    公开(公告)日:2024-02-20

    申请号:US18174106

    申请日:2023-02-24

    Abstract: A system may include a power converter having a maximum allowable input power drawn from a power source, an energy storage element coupled to an output of the power converter at a top plate of the energy storage element, wherein the energy storage element is configured to store excess energy, and control circuitry configured to, when an input power of the power converter exceeds the maximum allowable input power, cause excess energy stored in the energy storage element to be consumed by circuitry coupled to the output of the power converter, and in order to maintain positive voltage headroom for the circuitry coupled to the output of the power converter, selectively couple a bottom plate of the energy storage element to the power source such that excess energy stored by the circuitry coupled to the output of the power converter is consumed from the energy storage device when the input power of the power converter exceeds the maximum allowable input power.

    Calibration of current sense amplifier with common-mode rejection

    公开(公告)号:US10901012B2

    公开(公告)日:2021-01-26

    申请号:US16354781

    申请日:2019-03-15

    Abstract: A method for calculating a calibration gain used for common-mode rejection in a current sensing system may include measuring a first value of a common-mode voltage associated with the current sensing system and a first output value of the current sensing system occurring at the first value of the common-mode voltage, measuring a second value of the common-mode voltage associated with the current sensing system and a second output value of the current sensing system occurring at the second value of the common-mode voltage, and based on a difference between the second output value of the current sensing system and the first output value of the current sensing system and a difference between the second value of the common-mode voltage and the first value of the common-mode voltage, calculating the calibration gain.

    Efficient use of energy in a switching power converter

    公开(公告)号:US11387732B2

    公开(公告)日:2022-07-12

    申请号:US16916395

    申请日:2020-06-30

    Abstract: A system may include a power converter having a maximum allowable input power drawn from a power source, an energy storage element coupled to an output of the power converter at a top plate of the energy storage element, wherein the energy storage element is configured to store excess energy, and control circuity configured to, when an input power of the power converter exceeds the maximum allowable input power, cause excess energy stored in the energy storage element to be consumed by circuitry coupled to the output of the power converter, and in order to maintain positive voltage headroom for the circuitry coupled to the output of the power converter, selectively couple a bottom plate of the energy storage element to the power source such that excess energy stored by the circuitry coupled to the output of the power converter is consumed from the energy storage device when the input power of the power converter exceeds the maximum allowable input power.

    Multi-device synchronization of devices

    公开(公告)号:US10205672B2

    公开(公告)日:2019-02-12

    申请号:US15226197

    申请日:2016-08-02

    Abstract: A distributed network system may include a shared communication bus that operates in accordance with a communication protocol and a plurality of devices coupled to the shared communication bus. The communication protocol may define periods of time and an order by which each of the plurality of devices actively transmit data on the shared communication bus such that only one of the plurality of devices actively transmits data on the shared communication bus at a time to a remaining number of the plurality of devices through the shared communication bus. When the remaining number of the plurality of devices are not actively transmitting data, the remaining number of the plurality of devices may receive data via the shared communication bus so that bi-directional communication is established among the plurality of devices on the shared communication bus.

Patent Agency Ranking