Single edge coupling of chips with integrated waveguides

    公开(公告)号:US10444429B1

    公开(公告)日:2019-10-15

    申请号:US16239864

    申请日:2019-01-04

    Abstract: Techniques are provided for single edge coupling of chips with integrated waveguides. For example, a package structure includes a first chip with a first critical edge, and a second chip with a second critical edge. The first and second chips include integrated waveguides with end portions that terminate on the first and second critical edges. The second chip includes a signal reflection structure that is configured to reflect an optical signal propagating in one or more of the integrated waveguides of the second chip. The first and second chips are edge-coupled at the first and second critical edges such that the end portions of the integrated waveguides of the first and second chips are aligned to each other, and wherein all signal input/output between the first and second chips occurs at the single edge-coupled interface.

    THERMAL GROUND PLANE FOR COOLING A COMPUTER
    12.
    发明申请
    THERMAL GROUND PLANE FOR COOLING A COMPUTER 有权
    用于冷却计算机的热接地平面

    公开(公告)号:US20140290909A1

    公开(公告)日:2014-10-02

    申请号:US14301623

    申请日:2014-06-11

    Abstract: A method for cooling a computer uses thermal coupling for conveying heat from powered components of an electronic system. A fluid heat-exchanger is attached to the surface of the electronic system and filled with fluid coolant. A vacuum is applied between the heat-exchanger and the surface to seal the heat-exchanger to the electronic system. The fluid coolant is circulated through the heat-exchanger to convey heat from the fluid to an external cooling apparatus.

    Abstract translation: 用于冷却计算机的方法使用热耦合来从电子系统的有源部件传送热量。 流体热交换器附接到电子系统的表面并且填充有流体冷却剂。 在热交换器和表面之间施加真空以将热交换器密封到电子系统。 流体冷却剂循环通过热交换器以将热量从流体传送到外部冷却装置。

    Single edge coupling of chips with integrated waveguides

    公开(公告)号:US10901147B2

    公开(公告)日:2021-01-26

    申请号:US16565960

    申请日:2019-09-10

    Abstract: Techniques are provided for single edge coupling of chips with integrated waveguides. For example, a package structure includes a first chip with a first critical edge, and a second chip with a second critical edge. The first and second chips include integrated waveguides with end portions that terminate on the first and second critical edges. The second chip includes a signal reflection structure that is configured to reflect an optical signal propagating in one or more of the integrated waveguides of the second chip. The first and second chips are edge-coupled at the first and second critical edges such that the end portions of the integrated waveguides of the first and second chips are aligned to each other, and wherein all signal input/output between the first and second chips occurs at the single edge-coupled interface.

    SINGLE EDGE COUPLING OF CHIPS WITH INTEGRATED WAVEGUIDES

    公开(公告)号:US20200003952A1

    公开(公告)日:2020-01-02

    申请号:US16565960

    申请日:2019-09-10

    Abstract: Techniques are provided for single edge coupling of chips with integrated waveguides. For example, a package structure includes a first chip with a first critical edge, and a second chip with a second critical edge. The first and second chips include integrated waveguides with end portions that terminate on the first and second critical edges. The second chip includes a signal reflection structure that is configured to reflect an optical signal propagating in one or more of the integrated waveguides of the second chip. The first and second chips are edge-coupled at the first and second critical edges such that the end portions of the integrated waveguides of the first and second chips are aligned to each other, and wherein all signal input/output between the first and second chips occurs at the single edge-coupled interface.

    RESISTANCE MEASUREMENTS IN ELECTRICAL CHARACTERIZATION SYSTEM

    公开(公告)号:US20250085310A1

    公开(公告)日:2025-03-13

    申请号:US18244566

    申请日:2023-09-11

    Abstract: A system comprises a prober unit, and a control unit. The prober unit comprises electrical probes. The control unit configured to: cause the prober unit to make contact between the electrical probes and contact pads of a target device; cause the prober unit to increment a contact overdrive by a specified amount to increase a contact pressure between the electrical probes and the contact pads of the target device; measure a contact resistance between the electrical probes and the contact pads of the target device, subsequent to incrementing the contact overdrive; compare the measured contact resistance with a contact resistance threshold; and determine whether to perform an electrical characterization measurement of the target device, based on a result of comparing the measured contact resistance with the contact resistance threshold.

    SINGLE EDGE COUPLING OF CHIPS WITH INTEGRATED WAVEGUIDES

    公开(公告)号:US20190391330A1

    公开(公告)日:2019-12-26

    申请号:US16445623

    申请日:2019-06-19

    Abstract: Techniques are provided for single edge coupling of chips with integrated waveguides. For example, a package structure includes a first chip with a first critical edge, and a second chip with a second critical edge. The first and second chips include integrated waveguides with end portions that terminate on the first and second critical edges. The second chip includes a signal reflection structure that is configured to reflect an optical signal propagating in one or more of the integrated waveguides of the second chip. The first and second chips are edge-coupled at the first and second critical edges such that the end portions of the integrated waveguides of the first and second chips are aligned to each other, and wherein all signal input/output between the first and second chips occurs at the single edge-coupled interface.

Patent Agency Ranking