-
公开(公告)号:US20210266145A1
公开(公告)日:2021-08-26
申请号:US16948861
申请日:2020-10-02
Applicant: Intel Corporation
Inventor: Yen-Kuang Chen , Shao-Wen Yang , Ibrahima J. Ndiour , Yiting Liao , Vallabhajosyula S. Somayazulu , Omesh Tickoo , Srenivas Varadarajan
IPC: H04L9/06 , G06F21/64 , G06F21/53 , G06N5/02 , G06K9/00 , G06N3/04 , H04L29/08 , G06F21/45 , H04L9/32 , H04W4/70 , G06F21/44 , G06K9/46 , G06K9/62 , G06F16/538 , G06F16/535 , G06F16/54 , G06F21/62 , G06F9/50 , G06N3/063 , G06N3/08 , H04N19/80 , G06F16/951 , G06K9/36 , H04N19/46 , G06T7/70 , G06K9/64 , G06K9/72
Abstract: In one embodiment, an apparatus comprises a communication interface and a processor. The communication interface is to communicate with a plurality of devices. The processor is to: receive compressed data from a first device, wherein the compressed data is associated with visual data captured by sensor(s); perform a current stage of processing on the compressed data using a current CNN, wherein the current stage of processing corresponds to one of a plurality of processing stages associated with the visual data, and wherein the current CNN corresponds to one of a plurality of CNNs associated with the plurality of processing stages; obtain an output associated with the current stage of processing; determine, based on the output, whether processing associated with the visual data is complete; if the processing is complete, output a result associated with the visual data; if the processing is incomplete, transmit the compressed data to a second device.
-
公开(公告)号:US10797863B2
公开(公告)日:2020-10-06
申请号:US16024356
申请日:2018-06-29
Applicant: Intel Corporation
Inventor: Yen-Kuang Chen , Shao-Wen Yang , Ibrahima J. Ndiour , Yiting Liao , Vallabhajosyula S. Somayazulu , Omesh Tickoo , Srenivas Varadarajan
IPC: H04L9/06 , G06F21/64 , G06F21/53 , G06N5/02 , G06K9/00 , G06N3/04 , H04L29/08 , G06F21/45 , H04L9/32 , H04W4/70 , G06F21/44 , G06K9/46 , G06K9/62 , G06N3/08 , H04N19/80 , G06F16/951 , G06K9/36 , H04N19/46 , G06T7/70 , G06K9/64 , G06K9/72 , H04W12/02 , H04N19/42 , H04N19/625 , H04N19/63 , G06T7/223
Abstract: In one embodiment, an apparatus comprises a communication interface and a processor. The communication interface is to communicate with a plurality of devices. The processor is to: receive compressed data from a first device, wherein the compressed data is associated with visual data captured by sensor(s); perform a current stage of processing on the compressed data using a current CNN, wherein the current stage of processing corresponds to one of a plurality of processing stages associated with the visual data, and wherein the current CNN corresponds to one of a plurality of CNNs associated with the plurality of processing stages; obtain an output associated with the current stage of processing; determine, based on the output, whether processing associated with the visual data is complete; if the processing is complete, output a result associated with the visual data; if the processing is incomplete, transmit the compressed data to a second device.
-
公开(公告)号:US20190007690A1
公开(公告)日:2019-01-03
申请号:US15640202
申请日:2017-06-30
Applicant: INTEL CORPORATION
Inventor: Srenivas Varadarajan , Yiting Liao , Vallabhajosyula S. Somayazulu , Omesh Tickoo , Ibrahima J. Ndiour , Javier Perez-Ramirez
IPC: H04N19/167 , H04N19/17 , H04N19/176
CPC classification number: H04N19/167 , G06K9/00 , H04N19/124 , H04N19/17 , H04N19/176
Abstract: An example apparatus for encoding video frames includes a receiver to receive video frames and a heat map from a camera and expected object regions from a video database. The apparatus also includes a region of interest (ROI) map generator to detect a region of interest in a video frame based on the expected object regions. The ROI map generator can also detect a region of interest in the video frame based on the heat map. The ROI map generator can then generate an ROI map based on the detected regions of interest. The apparatus further includes a parameter adjuster to adjust an encoding parameter based on the ROI map. The apparatus also further includes a video encoder to encode the video frame using the adjusted encoding parameter.
-
14.
公开(公告)号:US09204150B2
公开(公告)日:2015-12-01
申请号:US14190215
申请日:2014-02-26
Applicant: Intel Corporation
Inventor: Lark Kwon Choi , Yiting Liao , Audrey C. Younkin
IPC: G06K9/00 , H04N19/124 , H04N19/463
CPC classification number: H04N19/124 , H04N17/004 , H04N19/162 , H04N19/172 , H04N19/463
Abstract: Various embodiments are generally directed to techniques for evaluating the resulting image quality of compression of motion videos as an input to controlling the degree of compression. A device to compress motion video includes a compressor to compress a first uncompressed frame of a motion video to generate a first compressed frame of the motion video for a viewing device having at least one viewing characteristic, and a mean opinion score (MOS) estimator to combine a structural metric of image quality of the first compressed frame and an opinion metric of image quality associated with the at least one viewing characteristic to determine whether to alter a quantization parameter (QP) of the compressor to compress a second uncompressed frame of the motion video. Other embodiments are described and claimed.
Abstract translation: 各种实施例通常涉及用于评估所得到的运动视频的压缩图像质量作为用于控制压缩程度的输入的技术。 用于压缩运动视频的设备包括压缩器,以压缩运动视频的第一未压缩帧,以生成具有至少一个观看特征的观看设备的运动视频的第一压缩帧,以及平均意见得分(MOS)估计器 组合第一压缩帧的图像质量的结构度量和与至少一个观看特征相关联的图像质量的意见度量,以确定是否改变压缩器的量化参数(QP)以压缩运动的第二未压缩帧 视频。 描述和要求保护其他实施例。
-
公开(公告)号:US12127103B2
公开(公告)日:2024-10-22
申请号:US18462444
申请日:2023-09-07
Applicant: Intel Corporation
Inventor: Shahrnaz Azizi , Biljana Badic , John Browne , Dave Cavalcanti , Hyung-Nam Choi , Thorsten Clevorn , Ajay Gupta , Maruti Gupta Hyde , Ralph Hasholzner , Nageen Himayat , Simon Hunt , Ingolf Karls , Thomas Kenney , Yiting Liao , Christopher MacNamara , Marta Martinez Tarradell , Markus Dominik Mueck , Venkatesan Nallampatti Ekambaram , Niall Power , Bernhard Raaf , Reinhold Schneider , Ashish Singh , Sarabjot Singh , Srikathyayani Srikanteswara , Shilpa Talwar , Feng Xue , Zhibin Yu , Robert Zaus , Stefan Franz , Uwe Kliemann , Christian Drewes , Juergen Kreuchauf
CPC classification number: H04W48/16 , H04W4/029 , H04W24/08 , H04W48/10 , H04W68/005 , H04W92/045
Abstract: A circuit arrangement includes a preprocessing circuit configured to obtain context information related to a user location, a learning circuit configured to determine a predicted user movement based on context information related to a user location to obtain a predicted route and to determine predicted radio conditions along the predicted route, and a decision circuit configured to, based on the predicted radio conditions, identify one or more first areas expected to have a first type of radio conditions and one or more second areas expected to have a second type of radio conditions different from the first type of radio conditions and to control radio activity while traveling on the predicted route according to the one or more first areas and the one or more second areas.
-
公开(公告)号:US12047167B2
公开(公告)日:2024-07-23
申请号:US17253062
申请日:2018-09-27
Applicant: Intel Corporation
Inventor: Javier Perez-Ramirez , Ravikumar Balakrishnan , Dave A. Cavalcanti , Roya Doostnejad , Mikhail T. Galeev , Maruti Gupta Hyde , Yiting Liao , Alexander W. Min , Venkatesan Nallampatti Ekambaram , Mi Park , Mohammad Mamunur Rashid , Vallabhajosyula S. Somayazulu , Srikathyayani Srikanteswara , Feng Xue
CPC classification number: H04L1/0003 , G06N3/045 , G06N3/08 , H04L1/0009 , H04L1/0015 , H04L1/0041 , H04W28/04 , H04W16/14 , H04W74/0808
Abstract: A method can be performed by a first node for determining a parameter of physical (PHY) layer circuitry of a second node. The method can include implementing a cascaded hierarchy of techniques to determine, based on an electrical signal from a second node, a parameter of the PHY layer circuitry of the second node, and causing an antenna of the first node to transmit an electromagnetic wave consistent with the determined parameter.
-
公开(公告)号:US11836240B2
公开(公告)日:2023-12-05
申请号:US18157154
申请日:2023-01-20
Applicant: Intel Corporation
Inventor: Yen-Kuang Chen , Shao-Wen Yang , Ibrahima J. Ndiour , Yiting Liao , Vallabhajosyula S. Somayazulu , Omesh Tickoo , Srenivas Varadarajan
IPC: G06F21/44 , H04L9/06 , G06F21/64 , G06F21/53 , G06N5/022 , G06F21/45 , H04L9/32 , H04W4/70 , G06F16/538 , G06F16/535 , G06F16/54 , G06F21/62 , G06F9/50 , G06N3/04 , G06N3/063 , G06V10/44 , G06V20/00 , G06V40/20 , G06V40/16 , G06F9/48 , H04L67/51 , G06T7/11 , G06V10/96 , G06V30/262 , G06K15/02 , G06F18/24 , G06F18/21 , G06F18/22 , G06F18/211 , G06F18/213 , G06F18/2413 , G06N3/045 , G06V30/19 , G06V10/82 , G06V10/94 , G06V10/75 , G06V10/20 , G06V10/40 , G06N3/08 , H04L67/12 , H04N19/80 , G06F16/951 , H04N19/46 , G06T7/70 , H04W12/02 , H04L9/00 , H04N19/12 , H04N19/124 , H04N19/167 , H04N19/172 , H04N19/176 , H04N19/44 , H04N19/48 , H04N19/513 , G06T7/20 , G06F18/243 , G06V30/194 , H04N19/42 , H04N19/625 , H04N19/63 , G06T7/223 , H04L67/10
CPC classification number: G06F21/44 , G06F9/4881 , G06F9/5044 , G06F9/5066 , G06F9/5072 , G06F16/535 , G06F16/538 , G06F16/54 , G06F16/951 , G06F18/21 , G06F18/211 , G06F18/213 , G06F18/2163 , G06F18/22 , G06F18/24 , G06F18/24143 , G06F21/45 , G06F21/53 , G06F21/6254 , G06F21/64 , G06K15/1886 , G06N3/04 , G06N3/045 , G06N3/063 , G06N3/08 , G06N5/022 , G06T7/11 , G06T7/70 , G06V10/20 , G06V10/40 , G06V10/454 , G06V10/75 , G06V10/82 , G06V10/95 , G06V10/96 , G06V20/00 , G06V30/19173 , G06V30/274 , G06V40/161 , G06V40/20 , H04L9/0643 , H04L9/3239 , H04L67/12 , H04L67/51 , H04N19/46 , H04N19/80 , H04W4/70 , G06F18/24323 , G06F2209/503 , G06F2209/506 , G06F2221/2117 , G06T7/20 , G06T7/223 , G06T2207/10016 , G06T2207/20021 , G06T2207/20024 , G06T2207/20052 , G06T2207/20056 , G06T2207/20064 , G06T2207/20084 , G06T2207/20221 , G06T2207/30242 , G06V30/194 , G06V2201/10 , H04L9/50 , H04L67/10 , H04N19/12 , H04N19/124 , H04N19/167 , H04N19/172 , H04N19/176 , H04N19/42 , H04N19/44 , H04N19/48 , H04N19/513 , H04N19/625 , H04N19/63 , H04W12/02
Abstract: In one embodiment, an apparatus comprises a memory and a processor. The memory is to store visual data associated with a visual representation captured by one or more sensors. The processor is to: obtain the visual data associated with the visual representation captured by the one or more sensors, wherein the visual data comprises uncompressed visual data or compressed visual data; process the visual data using a convolutional neural network (CNN), wherein the CNN comprises a plurality of layers, wherein the plurality of layers comprises a plurality of filters, and wherein the plurality of filters comprises one or more pixel-domain filters to perform processing associated with uncompressed data and one or more compressed-domain filters to perform processing associated with compressed data; and classify the visual data based on an output of the CNN.
-
公开(公告)号:US11531850B2
公开(公告)日:2022-12-20
申请号:US16947590
申请日:2020-08-07
Applicant: Intel Corporation
Inventor: Yen-Kuang Chen , Shao-Wen Yang , Ibrahima J. Ndiour , Yiting Liao , Vallabhajosyula S. Somayazulu , Omesh Tickoo , Srenivas Varadarajan
IPC: G06K9/62 , G06F9/48 , G06F9/50 , G06F16/535 , G06F16/538 , G06F16/951 , G06F21/44 , G06F21/45 , G06F21/53 , G06F21/62 , G06F21/64 , H04L9/06 , G06N5/02 , G06N3/04 , H04L9/32 , H04W4/70 , G06F16/54 , G06N3/063 , G06V10/20 , G06V10/40 , G06V10/75 , G06V10/44 , G06V20/00 , G06V40/20 , G06V40/16 , H04L67/51 , G06T7/11 , G06V10/96 , G06V30/262 , G06K15/02 , G06N3/08 , H04L67/12 , H04N19/80 , H04N19/46 , G06T7/70 , H04W12/02 , H04L9/00 , H04N19/12 , H04N19/124 , H04N19/167 , H04N19/172 , H04N19/176 , H04N19/44 , H04N19/48 , H04N19/513 , G06V30/194 , G06T7/20 , H04N19/42 , H04N19/625 , H04N19/63 , G06T7/223 , H04L67/10
Abstract: In one embodiment, an apparatus comprises a storage device and a processor. The storage device may store a plurality of compressed images comprising one or more compressed master images and one or more compressed slave images. The processor may: identify an uncompressed image; access context information associated with the uncompressed image and the one or more compressed master images; determine, based on the context information, whether the uncompressed image is associated with a corresponding master image; upon a determination that the uncompressed image is associated with the corresponding master image, compress the uncompressed image into a corresponding compressed image with reference to the corresponding master image; upon a determination that the uncompressed image is not associated with the corresponding master image, compress the uncompressed image into the corresponding compressed image without reference to the one or more compressed master images; and store the corresponding compressed image on the storage device.
-
公开(公告)号:US20220191537A1
公开(公告)日:2022-06-16
申请号:US17509246
申请日:2021-10-25
Applicant: Intel Corporation
Inventor: Yiting Liao , Yen-Kuang Chen , Shao-Wen Yang , Vallabhajosyula S. Somayazulu , Srenivas Varadarajan , Omesh Tickoo , Ibrahima J. Ndiour
IPC: H04N19/52 , H04N19/523 , G06N3/04 , G06K9/62 , H04N19/172 , G06V10/20
Abstract: In one embodiment, an apparatus comprises processing circuitry to: receive, via a communication interface, a compressed video stream captured by a camera, wherein the compressed video stream comprises: a first compressed frame; and a second compressed frame, wherein the second compressed frame is compressed based at least in part on the first compressed frame, and wherein the second compressed frame comprises a plurality of motion vectors; decompress the first compressed frame into a first decompressed frame; perform pixel-domain object detection to detect an object at a first position in the first decompressed frame; and perform compressed-domain object detection to detect the object at a second position in the second compressed frame, wherein the object is detected at the second position in the second compressed frame based on: the first position of the object in the first decompressed frame; and the plurality of motion vectors from the second compressed frame.
-
公开(公告)号:US20210243012A1
公开(公告)日:2021-08-05
申请号:US16948304
申请日:2020-09-11
Applicant: Intel Corporation
Inventor: Yen-Kuang Chen , Shao-Wen Yang , Ibrahima J. Ndiour , Yiting Liao , Vallabhajosyula S. Somayazulu , Omesh Tickoo , Srenivas Varadarajan
IPC: H04L9/06 , G06F21/64 , G06F21/53 , G06N5/02 , G06K9/00 , G06N3/04 , H04L29/08 , G06F21/45 , H04L9/32 , H04W4/70 , G06F21/44 , G06K9/46 , G06K9/62 , G06F16/538 , G06F16/535 , G06F16/54 , G06F21/62 , G06F9/50 , G06N3/063 , G06N3/08 , H04N19/80 , G06F16/951 , G06K9/36 , H04N19/46 , G06T7/70 , G06K9/64 , G06K9/72
Abstract: In one embodiment, an apparatus comprises a memory and a processor. The memory is to store visual data associated with a visual representation captured by one or more sensors. The processor is to: obtain the visual data associated with the visual representation captured by the one or more sensors, wherein the visual data comprises uncompressed visual data or compressed visual data; process the visual data using a convolutional neural network (CNN), wherein the CNN comprises a plurality of layers, wherein the plurality of layers comprises a plurality of filters, and wherein the plurality of filters comprises one or more pixel-domain filters to perform processing associated with uncompressed data and one or more compressed-domain filters to perform processing associated with compressed data; and classify the visual data based on an output of the CNN.
-
-
-
-
-
-
-
-
-