Dynamically-tuned interrupt moderation

    公开(公告)号:US10467161B2

    公开(公告)日:2019-11-05

    申请号:US15603493

    申请日:2017-05-24

    Abstract: Apparatus for communications includes a CPU, a system memory, and a network interface controller (NIC), which is configured to receive incoming data packets from a network, to post the received data packets in a designated queue for delivery to the CPU. The NIC issues interrupts to the CPU in response to the incoming data packets at a rate determined, for the designated queue, in accordance with an interrupt moderation parameter that is set for the queue. During each of a succession of monitoring periods, the CPU measures for the designated queue a current throughput of the incoming data packets and a current rate of interrupts, makes a comparison between the current measured throughput and rate of interrupts to the throughput and rate of interrupts that were measured during a preceding period in the succession, and selects and applies an update to the interrupt moderation parameter responsively to the comparison.

    Hardware Device Safe Mode
    15.
    发明申请

    公开(公告)号:US20180181410A1

    公开(公告)日:2018-06-28

    申请号:US15391886

    申请日:2016-12-28

    CPC classification number: G06F9/4411 G06F1/24 G06F13/4282 G06F2213/0026

    Abstract: A startup sequence in a computer system is initiated by detecting a bus reset event in an I/O device connected to a host, and responsively to the bus reset event communicating resources required to be allocated by the host. When a startup command from a host driver is not received within a predetermined bus reset count, the device autonomously changes its current configuration to a safe mode configuration, wherein fewer resources are required to be allocated relative to the current configuration. The safe mode configuration is communicated from the device to the host.

    Dynamically-tuned Interrupt Moderation
    16.
    发明申请

    公开(公告)号:US20170344277A1

    公开(公告)日:2017-11-30

    申请号:US15603493

    申请日:2017-05-24

    CPC classification number: G06F13/24

    Abstract: Apparatus for communications includes a CPU, a system memory, and a network interface controller (NIC), which is configured to receive incoming data packets from a network, to post the received data packets in a designated queue for delivery to the CPU. The NIC issues interrupts to the CPU in response to the incoming data packets at a rate determined, for the designated queue, in accordance with an interrupt moderation parameter that is set for the queue. During each of a succession of monitoring periods, the CPU measures for the designated queue a current throughput of the incoming data packets and a current rate of interrupts, makes a comparison between the current measured throughput and rate of interrupts to the throughput and rate of interrupts that were measured during a preceding period in the succession, and selects and applies an update to the interrupt moderation parameter responsively to the comparison.

Patent Agency Ranking