-
公开(公告)号:US10985239B2
公开(公告)日:2021-04-20
申请号:US16543065
申请日:2019-08-16
Applicant: Micron Technology, Inc.
Inventor: Matthew N. Rocklein , An-Jen B. Cheng , Fredrick D. Fishburn , Sevim Korkmaz , Paul A. Paduano
IPC: H01L49/02 , H01L21/285 , H01L21/311 , H01L21/02
Abstract: Methods, apparatuses, and systems related to trim a semiconductor structure using oxygen are described. An example method includes forming a support structure for a semiconductor structure having a first silicate material on a working surface. The method further includes forming a first nitride material on the first silicate material. The method further includes forming a second silicate material on the first nitride material. The method further includes forming a second nitride material on the second silicate material. The method further includes forming an opening through the semiconductor structure. The method further includes depositing an electrode material within the opening. The method further includes removing portions of the support structure. The method further includes performing a controlled oxidative trim to an upper portion of the electrode material.
-
12.
公开(公告)号:US10707210B2
公开(公告)日:2020-07-07
申请号:US16150714
申请日:2018-10-03
Applicant: Micron Technology, Inc.
Inventor: Fredrick D. Fishburn
IPC: H01L27/108
Abstract: Some embodiments include an assembly having a stack of first and second alternating levels. The first levels are insulative levels. The second levels are device levels having integrated devices. Each of the integrated devices has a transistor coupled with an associated capacitor, and the capacitor is horizontally offset from the transistor. The transistors have semiconductor channel material, and have transistor gates along the semiconductor channel material. Each of the transistors has a first source/drain region along one side of the semiconductor channel material and coupled with the associated capacitor, and has a second source/drain region. Wordlines extend horizontally along the device levels and are coupled with the transistor gates. Digit lines extend vertically through the device levels and are coupled with the second source/drain regions. Some embodiments include methods of forming integrated structures.
-
13.
公开(公告)号:US20190181142A1
公开(公告)日:2019-06-13
申请号:US16150714
申请日:2018-10-03
Applicant: Micron Technology, Inc.
Inventor: Fredrick D. Fishburn
IPC: H01L27/108
Abstract: Some embodiments include an assembly having a stack of first and second alternating levels. The first levels are insulative levels. The second levels are device levels having integrated devices. Each of the integrated devices has a transistor coupled with an associated capacitor, and the capacitor is horizontally offset from the transistor. The transistors have semiconductor channel material, and have transistor gates along the semiconductor channel material. Each of the transistors has a first source/drain region along one side of the semiconductor channel material and coupled with the associated capacitor, and has a second source/drain region. Wordlines extend horizontally along the device levels and are coupled with the transistor gates. Digit lines extend vertically through the device levels and are coupled with the second source/drain regions. Some embodiments include methods of forming integrated structures.
-
公开(公告)号:US10242726B1
公开(公告)日:2019-03-26
申请号:US16180542
申请日:2018-11-05
Applicant: Micron Technology, Inc.
Inventor: Sanh D. Tang , Kuo-Chen Wang , Martin C. Roberts , Diem Thy N. Tran , Hideki Gomi , Fredrick D. Fishburn , Srinivas Pulugurtha , Michel Koopmans , Eiji Hasunuma
IPC: G11C11/24 , G11C11/402 , H01L27/108 , G11C5/06
Abstract: Some embodiments include an assembly having active material structures arranged in an array having rows and columns. Each of the active material structures has a first side which includes a bit contact region, and has a second side which includes a cell contact region. Each of the bit contact regions is coupled with a first redistribution pad. Each of the cell contact regions is coupled with a second redistribution pad. The first redistribution pads are coupled with bitlines, and the second redistribution pads are coupled with programmable devices. Some embodiments include methods of forming memory arrays.
-
公开(公告)号:US10153027B1
公开(公告)日:2018-12-11
申请号:US16106617
申请日:2018-08-21
Applicant: Micron Technology, Inc.
Inventor: Sanh D. Tang , Kuo-Chen Wang , Martin C. Roberts , Diem Thy N. Tran , Hideki Gomi , Fredrick D. Fishburn , Srinivas Pulugurtha , Michel Koopmans , Eiji Hasunuma
IPC: H01L27/118 , G11C11/402 , G11C5/06 , H01L27/108
Abstract: Some embodiments include an assembly having active material structures arranged in an array having rows and columns. Each of the active material structures has a first side which includes a bit contact region, and has a second side which includes a cell contact region. Each of the bit contact regions is coupled with a first redistribution pad. Each of the cell contact regions is coupled with a second redistribution pad. The first redistribution pads are coupled with bitlines, and the second redistribution pads are coupled with programmable devices. Some embodiments include methods of forming memory arrays.
-
公开(公告)号:US10083734B1
公开(公告)日:2018-09-25
申请号:US15804981
申请日:2017-11-06
Applicant: Micron Technology, Inc.
Inventor: Sanh D. Tang , Kuo-Chen Wang , Martin C. Roberts , Diem Thy N. Tran , Hideki Gomi , Fredrick D. Fishburn , Srinivas Pulugurtha , Michel Koopmans , Eiji Hasunuma
IPC: G11C11/24 , G11C11/402 , H01L27/108 , G11C5/06
CPC classification number: G11C11/4023 , G11C5/025 , G11C5/063 , G11C8/14 , G11C11/4097 , G11C2207/105 , H01L27/10805 , H01L27/10814 , H01L27/10847 , H01L27/10855 , H01L27/10885
Abstract: Some embodiments include an assembly having active material structures arranged in an array having rows and columns. Each of the active material structures has a first side which includes a bit contact region, and has a second side which includes a cell contact region. Each of the bit contact regions is coupled with a first redistribution pad. Each of the cell contact regions is coupled with a second redistribution pad. The first redistribution pads are coupled with bitlines, and the second redistribution pads are coupled with programmable devices. Some embodiments include methods of forming memory arrays.
-
-
-
-
-