-
公开(公告)号：US20210073450A1
公开(公告)日：2021-03-11
申请号：US17094743
申请日：2020-11-10
Inventor： Thomas BOESCH , Giuseppe DESOLI
Abstract: Embodiments are directed towards a method to create a reconfigurable interconnect framework in an integrated circuit. The method includes accessing a configuration template directed toward the reconfigurable interconnect framework, editing parameters of the configuration template, functionally combining the configuration template with a plurality of modules from an IP library to produce a register transfer level (RTL) circuit model, generating at least one automated test-bench function, and generating at least one logic synthesis script. Editing parameters of the configuration template includes confirming a first number of output ports of a reconfigurable stream switch and confirming a second number of input ports of the reconfigurable stream switch. Each output port and each input port has a respective architectural composition. The output port architectural composition is defined by a plurality of N data paths including A data outputs and B control outputs. The input port architectural composition is defined by a plurality of M data paths including A data inputs and B control inputs.
-
公开(公告)号：US20190266784A1
公开(公告)日：2019-08-29
申请号：US16280963
申请日：2019-02-20
Inventor： Surinder Pal SINGH , Thomas BOESCH , Giuseppe DESOLI
Abstract: Embodiments of a device include on-board memory, an applications processor, a digital signal processor (DSP) cluster, a configurable accelerator framework (CAF), and at least one communication bus architecture. The communication bus communicatively couples the applications processor, the DSP cluster, and the CAF to the on-board memory. The CAF includes a reconfigurable stream switch and a data volume sculpting unit, which has an input and an output coupled to the reconfigurable stream switch. The data volume sculpting unit has a counter, a comparator, and a controller. The data volume sculpting unit is arranged to receive a stream of feature map data that forms a three-dimensional (3D) feature map. The 3D feature map is formed as a plurality of two-dimensional (2D) data planes. The data volume sculpting unit is also arranged to identify a 3D volume within the 3D feature map that is dimensionally smaller than the 3D feature map and isolate data from the 3D feature map that is within the 3D volume for processing in a deep learning algorithm.
-
公开(公告)号：US20240220278A1
公开(公告)日：2024-07-04
申请号：US18176323
申请日：2023-02-28
Inventor： Paolo Sergio ZAMBOTTI , Thomas BOESCH , Giuseppe DESOLI , Wolfgang Johann BETZ , David SIORPAES
IPC: G06F9/445
CPC classification number: G06F9/44505
Abstract: A system includes a host processor, a memory, a hardware accelerator and a configuration controller. The host processor, in operation, controls execution of a multi-stage processing task. The memory, in operation, stores data and configuration information. The hardware accelerator, in operation preforms operations associated with stages of the multi-stage processing task. The configuration controller is coupled to the host processor, the hardware accelerator, and the memory. The configuration controller executes a linked list of configuration operations, for example, under control of a finite state machine. The linked list consists of configuration operations selected from a defined set of configuration operations. Executing the linked list of configuration operations configures the plurality of configuration registers of the hardware accelerator to control operations of the hardware accelerator associated with a stage of the multi-stage processing task. The configuration controller may retrieve the linked list from the memory via a high-speed data bus.
-
公开(公告)号：US20230004354A1
公开(公告)日：2023-01-05
申请号：US17940654
申请日：2022-09-08
Inventor： Nitin CHAWLA , Tanmoy ROY , Anuj GROVER , Giuseppe DESOLI
Abstract: A memory array arranged in multiple columns and rows. Computation circuits that each calculate a computation value from cell values in a corresponding column. A column multiplexer cycles through multiple data lines that each corresponds to a computation circuit. Cluster cycle management circuitry determines a number of multiplexer cycles based on a number of columns storing data of a compute cluster. A sensing circuit obtains the computation values from the computation circuits via the column multiplexer as the column multiplexer cycles through the data lines. The sensing circuit combines the obtained computation values over the determined number of multiplexer cycles. A first clock may initiate the multiplexer to cycle through its data lines for the determined number of multiplexer cycles, and a second clock may initiate each individual cycle. The multiplexer or additional circuitry may be utilized to modify the order in which data is written to the columns.
-
公开(公告)号：US20210181828A1
公开(公告)日：2021-06-17
申请号：US17111373
申请日：2020-12-03
Inventor： Nitin CHAWLA , Anuj GROVER , Giuseppe DESOLI , Kedar Janardan DHORI , Thomas BOESCH , Promod KUMAR
IPC: G06F1/3234 , G11C11/413 , G05F3/24 , G06F1/3287 , G06F15/78
Abstract: Systems and devices are provided to enable granular control over a retention or active state of each of a plurality of memory circuits, such as a plurality of memory cell arrays, within a memory. Each respective memory array of the plurality of memory arrays is coupled to a respective ballast driver and a respective active memory signal switch for the respective memory array. One or more voltage regulators are coupled to a ballast driver gate node and to a bias node of at least one of the respective memory arrays. In operation, the respective active memory signal switch for a respective memory array causes the respective memory array to transition between an active state for the respective memory array and a retention state for the respective memory array.
-
Patent Agency Ranking
公开(公告)号：US20200272779A1
公开(公告)日：2020-08-27
申请号：US15931445
申请日：2020-05-13
Inventor： Thomas BOESCH , Giuseppe DESOLI
Abstract: A system on a chip (SoC) includes a plurality of processing cores and a stream switch coupled to two or more of the plurality of processing cores. The stream switch includes a plurality of N multibit input ports, wherein N is a first integer. a plurality of M multibit output ports, wherein M is a second integer, and a plurality of M multibit stream links dedicated to respective output ports of the plurality of M multibit output ports. The M multibit stream links are reconfigurably coupleable at run time to a selectable number of the N multibit input ports, wherein the selectable number is an integer between zero and N.
-
公开(公告)号：US20190340314A1
公开(公告)日：2019-11-07
申请号：US16517371
申请日：2019-07-19
Inventor： Thomas BOESCH , Giuseppe DESOLI
Abstract: A system on a chip (SoC) includes a plurality of processing cores and a stream switch coupled to two or more of the plurality of processing cores. The stream switch includes a plurality of N multibit input ports, wherein N is a first integer. a plurality of M multibit output ports, wherein M is a second integer, and a plurality of M multibit stream links dedicated to respective output ports of the plurality of M multibit output ports. The M multibit stream links are reconfigurably coupleable at run time to a selectable number of the N multibit input ports, wherein the selectable number is an integer between zero and N.
-
18.发明申请公开(公告)号：US20180218275A1
公开(公告)日：2018-08-02
申请号：US15877138
申请日：2018-01-22
Applicant: STMICROELECTRONICS S.r.l.
Inventor： Valentina ARRIGONI , Giuseppe DESOLI , Beatrice ROSSI , Pasqualina FRAGNETO
Abstract: A method of operating neural networks such as convolutional neural networks including, e.g., an input layer, an output layer and at least one intermediate layer between the input layer and the output layer, with the network layers including operating circuits performing arithmetic operations on input data to provide output data. The method includes: selecting a set of operating circuits in the network layers, performing arithmetic operations in operating circuits in the selected set of operating circuits by performing Residue Number System or RNS operations on RNS-converted input data by obtaining RNS output data in the Residue Number System, backward converting from the Residue Number System the RNS output data resulting from the RNS operations.
-
公开(公告)号：US20180189424A1
公开(公告)日：2018-07-05
申请号：US15423292
申请日：2017-02-02
Inventor： Thomas BOESCH , Giuseppe DESOLI
Abstract: Embodiments are directed towards a method to create a reconfigurable interconnect framework in an integrated circuit. The method includes accessing a configuration template directed toward the reconfigurable interconnect framework, editing parameters of the configuration template, functionally combining the configuration template with a plurality of modules from an IP library to produce a register transfer level (RTL) circuit model, generating at least one automated test-bench function, and generating at least one logic synthesis script. Editing parameters of the configuration template includes confirming a first number of output ports of a reconfigurable stream switch and confirming a second number of input ports of the reconfigurable stream switch. Each output port and each input port has a respective architectural composition. The output port architectural composition is defined by a plurality of N data paths including A data outputs and B control outputs. The input port architectural composition is defined by a plurality of M data paths including A data inputs and B control inputs.
-
20.发明公开公开(公告)号：US20240220777A1
公开(公告)日：2024-07-04
申请号：US18176315
申请日：2023-02-28
Inventor： Francesca GIRARDI , Giuseppe DESOLI , Ruggero SUSELLA , Thomas BOESCH , Paolo Sergio ZAMBOTTI
IPC: G06N3/0464
CPC classification number: G06N3/0464
Abstract: A hardware accelerator includes functional circuits and streaming engines. An interface is coupled to the plurality of streaming engines. The interface, in operation, performs stream cipher operations on data words associated with data streaming requests. The performing of a stream cipher operation on a data word includes generating a mask based on an encryption ID associated with a streaming engine of the plurality of streaming engines and an address associated with the data word, and XORing the generated mask with the data word. The hardware accelerator may include configuration registers to store configuration information indicating a respective security state associated with functional circuits and streaming engine of the hardware accelerator, which may be used to control performance of operations by the hardware accelerator.
-
-
-
-
-
-
-
-
-
Search Results
38
records
(took 0.025 seconds)
