GATE STRUCTURE OF SEMICONDUCTOR DEVICE

    公开(公告)号:US20250107131A1

    公开(公告)日:2025-03-27

    申请号:US18472329

    申请日:2023-09-22

    Abstract: The present disclosure generally relates to a conductive layer in a gate structure of a semiconductor device. The conductive layer may be a silicon layer. An example is a semiconductor device. The semiconductor device includes a channel layer, a barrier layer, a gate layer, and a silicon layer. The channel layer is over a semiconductor substrate. The barrier layer is over the channel layer. The gate layer is over the barrier layer. The silicon layer is over and contacts the gate layer.

    INTEGRATED DEVICES WITH CONDUCTIVE BARRIER STRUCTURE

    公开(公告)号:US20240405078A1

    公开(公告)日:2024-12-05

    申请号:US18326698

    申请日:2023-05-31

    Abstract: The present disclosure generally relates to integrated devices with a conductive barrier structure. In an example, a semiconductor device includes a substrate, a conductive barrier structure, a channel layer, a barrier layer, a gate, and a conductive structure. The substrate is of a first semiconductor material. The conductive barrier structure is on the substrate. The channel layer is of a second semiconductor material and is on the conductive barrier structure. The barrier layer is on the channel layer, and the channel layer is between the barrier layer and the conductive barrier structure. The gate is over the barrier layer opposing the channel layer. The conductive structure is electrically coupled between the conductive barrier structure, the channel layer, and the barrier layer.

    SEMICONDUCTOR DOPED REGION WITH BIASED ISOLATED MEMBERS

    公开(公告)号:US20220367388A1

    公开(公告)日:2022-11-17

    申请号:US17318556

    申请日:2021-05-12

    Abstract: A microelectronic device includes a doped region of semiconductor material having a first region and an opposite second region. The microelectronic device is configured to provide a first operational potential at the first region and to provide a second operational potential at the second region. The microelectronic device includes field plate segments in trenches extending into the doped region. Each field plate segment is separated from the semiconductor material by a trench liner of dielectric material. The microelectronic device further includes circuitry electrically connected to each of the field plate segments. The circuitry is configured to apply bias potentials to the field plate segments. The bias potentials are monotonic with respect to distances of the field plate segments from the first region of the doped region.

Patent Agency Ranking