Launching multiple concurrent memory moves via a fully asynchronoous memory mover
    21.
    发明授权
    Launching multiple concurrent memory moves via a fully asynchronoous memory mover 失效
    通过完全异步的内存移动器启动多个并发内存移动

    公开(公告)号:US08015380B2

    公开(公告)日:2011-09-06

    申请号:US12024690

    申请日:2008-02-01

    Abstract: A data processing system has an asynchronous memory mover, which includes multiple sets of registers for storing addressing and control parameters utilized to generate one or more asynchronous memory move (AMM) operations. The memory mover detects a receipt of a first set of parameters in a first set of registers from the processor. The processor forwards the parameters after the processor initiates a data move in virtual address space, utilizing a source effective address and a destination effective address. The memory mover responds to receiving the first set of parameters by generating and launching a first asynchronous memory move (AMM) operation. When the memory mover receives a second set of parameters in a second set of registers before the first AMM operation completes, the memory mover generates and launches a second AMM operation concurrently with the first AMM operation if no address conflicts exist.

    Abstract translation: 数据处理系统具有异步存储器移动器,其包括用于存储用于生成一个或多个异步存储器移动(AMM)操作的寻址和控制参数的多组寄存器。 存储器移动器检测来自处理器的第一组寄存器中的第一组参数的接收。 处理器在虚拟地址空间中启动数据移动后,使用源有效地址和目标有效地址,处理器转发参数。 存储器移动器响应于通过生成和启动第一异步存储器移动(AMM)操作来接收第一组参数。 当存储器移动器在第一个AMM操作完成之前在第二组寄存器中接收到第二组参数时,如果不存在地址冲突,则存储器移动器生成并与第一个AMM操作同时启动第二个AMM操作。

    Issuing global shared memory operations via direct cache injection to a host fabric interface
    22.
    发明授权
    Issuing global shared memory operations via direct cache injection to a host fabric interface 有权
    通过直接缓存注入向主机结构接口发出全局共享内存操作

    公开(公告)号:US07966454B2

    公开(公告)日:2011-06-21

    申请号:US12024437

    申请日:2008-02-01

    CPC classification number: G06F12/0815 G06F12/0897 G06F12/10

    Abstract: A data processing system enables global shared memory (GSM) operations across multiple nodes with a distributed EA-to-RA mapping of physical memory. Each node has a host fabric interface (HFI), which includes HFI windows that are assigned to at most one locally-executing task of a parallel job. The tasks perform parallel job execution, but map only a portion of the effective addresses (EAs) of the global address space to the local, real memory of the task's respective node. The HFI window tags all outgoing GSM operations (of the local task) with the job ID, and embeds the target node and HFI window IDs of the node at which the EA is memory mapped. The HFI window also enables processing of received GSM operations with valid EAs that are homed to the local real memory of the receiving node, while preventing processing of other received operations without a valid EA-to-RA local mapping.

    Abstract translation: 数据处理系统通过物理内存的分布式EA-to-RA映射实现跨多个节点的全局共享存储(GSM)操作。 每个节点都有一个主机结构接口(HFI),它包括分配给并行作业最多一个本地执行任务的HFI窗口。 任务执行并行作业执行,但将全局地址空间的有效地址(EA)的一部分映射到任务相应节点的本地实际存储器。 HFI窗口使用作业ID对所有传出的GSM操作(本地任务)进行标记,并嵌入EA被映射到的节点的目标节点和HFI窗口ID。 HFI窗口还能够利用归属于接收节点的本地实际存储器的有效EA来处理接收的GSM操作,同时防止在没有有效的EA到RA本地映射的情况下处理其他接收到的操作。

    EFFICIENT PIPELINING OF RDMA FOR COMMUNICATIONS
    23.
    发明申请
    EFFICIENT PIPELINING OF RDMA FOR COMMUNICATIONS 审中-公开
    RDMA通信的有效管道

    公开(公告)号:US20110078410A1

    公开(公告)日:2011-03-31

    申请号:US11457921

    申请日:2006-07-17

    CPC classification number: G06F15/17375

    Abstract: Disclosed are a method of and system for multiple party communications in a processing system including multiple processing subsystems. Each of the processing subsystems includes a central processing unit and one or more network adapters for connecting said each processing subsystem to the other processing subsystems. A multitude of nodes are established or created, and each of these nodes is associated with one of the processing subsystems. A first aspect of the invention involves pipelined communication using RDMA among three nodes, where the first node breaks up a large communication into multiple parts and sends these parts one after the other to the second node using RDMA, and the second node in turn absorbs and forwards each of these parts to a third node before all parts of the communication arrive from the first node.

    Abstract translation: 公开了一种包括多个处理子系统的处理系统中的多方通信的方法和系统。 每个处理子系统包括中央处理单元和用于将所述每个处理子系统连接到其他处理子系统的一个或多个网络适配器。 建立或创建多个节点,并且这些节点中的每一个都与处理子系统之一相关联。 本发明的第一方面涉及在三个节点之间使用RDMA的流水线通信,其中第一节点将大型通信分解成多个部分,并且使用RDMA将这些部分一个接一个地发送到第二节点,并且第二节点依次吸收和 在通信的所有部分从第一节点到达之前,将这些部分中的每一个转发到第三节点。

    LOAD BALANCING OF ADAPTERS ON A MULTI-ADAPTER NODE
    24.
    发明申请
    LOAD BALANCING OF ADAPTERS ON A MULTI-ADAPTER NODE 有权
    适配器在多适配器节点上的负载平衡

    公开(公告)号:US20100153964A1

    公开(公告)日:2010-06-17

    申请号:US12334624

    申请日:2008-12-15

    CPC classification number: G06F9/5083 G06F9/541

    Abstract: Load balancing of adapters on a multi-adapter node of a communications environment. A task executing on the node selects an adapter resource unit to be used as its primary port for communications. The selection is based on the task's identifier, and facilitates a balancing of the load among the adapter resource units. Using the task's identifier, an index is generated that is used to select a particular adapter resource unit from a list of adapter resource units assigned to the task. The generation of the index is efficient and predictable.

    Abstract translation: 通信环境的多适配器节点上的适配器的负载平衡。 在节点上执行的任务选择要用作其通信主要端口的适配器资源单元。 该选择基于任务的标识符,并且有助于平衡适配器资源单元之间的负载。 使用任务的标识符,生成用于从分配给任务的适配器资源单元的列表中选择特定适配器资源单元的索引。 指数的生成是有效和可预测的。

    Mechanism for Guaranteeing Delivery of Multi-Packet GSM Message
    25.
    发明申请
    Mechanism for Guaranteeing Delivery of Multi-Packet GSM Message 失效
    保证多分组GSM消息传递的机制

    公开(公告)号:US20090199209A1

    公开(公告)日:2009-08-06

    申请号:US12024678

    申请日:2008-02-01

    CPC classification number: H04L1/1642 G06F9/542

    Abstract: A target task ensures complete delivery of a global shared memory (GSM) message from an originating task to the target task. The target task's HFI receives a first of multiple GSM packets generated from a single GSM message sent from the originating task. The HFI logic assigns a sequence number and corresponding tuple to track receipt of the complete GSM message. The sequence number is unique relative to other sequence numbers assigned to GSM messages that have not been completely received from the initiating task. The HFI updates a count value within the tuple, which comprises the sequence number and the count value for the first GSM packet and for each subsequent GSM packet received for the GSM message. The HFI determines when receipt of the GSM message is complete by comparing the count value with a count total retrieved from the packet header.

    Abstract translation: 目标任务确保从始发任务到目标任务的全局共享存储器(GSM)消息的完全传递。 目标任务的HFI接收从发起任务发送的单个GSM消息产生的多个GSM分组中的第一个。 HFI逻辑分配序列号和对应的元组来跟踪完整GSM消息的接收。 相对于分配给尚未完全从发起任务接收的GSM消息的其他序列号,序列号是唯一的。 HFI更新元组内的计数值,其包括第一GSM分组的序列号和计数值以及为GSM消息接收的每个后续GSM分组。 通过将计数值与从分组报头检索的计数总数进行比较,HFI确定接收到GSM消息的完成。

    Mechanism to Prevent Illegal Access to Task Address Space by Unauthorized Tasks
    26.
    发明申请
    Mechanism to Prevent Illegal Access to Task Address Space by Unauthorized Tasks 有权
    通过未经授权的任务防止非法访问任务地址空间的机制

    公开(公告)号:US20090199194A1

    公开(公告)日:2009-08-06

    申请号:US12024410

    申请日:2008-02-01

    CPC classification number: G06F9/544 G06F9/468

    Abstract: A method and data processing system for tracking global shared memory (GSM) operations to and from a local node configured with a host fabric interface (HFI) coupled to a network fabric. During task/job initialization, the system OS assigns HFI window(s) to handle the GSM packet generation and GSM packet receipt and processing for each local task. HFI processing logic automatically tags each GSM packet generated by the HFI window with a global job identifier (ID) of the job to which the local task is affiliated. The job ID is embedded within each GSM packet placed on the network fabric. On receipt of a GSM packet from the network fabric, the HFI logic retrieves the embedded job ID and compares the embedded job ID with the ID within the HFI window(s). GSM packets are forwarded to an HFI window only when the embedded job ID matches the HFI window's job ID.

    Abstract translation: 一种用于跟踪与配置有耦合到网络结构的主机结构接口(HFI)的本地节点的全局共享存储器(GSM)操作的方法和数据处理系统。 在任务/作业初始化期间,系统OS分配HFI窗口来处理每个本地任务的GSM分组生成和GSM分组接收和处理。 HFI处理逻辑自动将由HFI窗口生成的每个GSM分组标记为本地任务附属于该作业的全局作业标识符(ID)。 作业ID被嵌入到放置在网络结构上的每个GSM分组内。 在从网络结构接收到GSM分组时,HFI逻辑检索嵌入的作业ID,并将嵌入的作业ID与HFI窗口内的ID进行比较。 仅当嵌入的作业ID与HFI窗口的作业ID匹配时,才将GSM数据包转发到HFI窗口。

    REPORTING OF PARTIALLY PERFORMED MEMORY MOVE
    27.
    发明申请
    REPORTING OF PARTIALLY PERFORMED MEMORY MOVE 有权
    报告部分执行记忆移动

    公开(公告)号:US20090198936A1

    公开(公告)日:2009-08-06

    申请号:US12024504

    申请日:2008-02-01

    CPC classification number: G06F9/30043 G06F12/0831 G06F12/0862 G06F12/1027

    Abstract: A method performed in a data processing system initiates an asynchronous memory move (AMM) operation, whereby a processor performs a move of data in virtual address space from a first effective address to a second effective address and forwards parameters of the AMM operation to asynchronous memory mover logic for completion of the physical movement of data from a first memory location to a second memory location. The processor executes a second operation, which checks a status of the completion of the data move and returns a notification indicating the status. The notification indicates a status, which includes one of: data move in progress; data move totally done; data move partially done; data move cannot be performed; and occurrence of a translation look-aside buffer invalidate entry (TLBIE) operation. The processor initiates one or more actions in response to the notification received.

    Abstract translation: 在数据处理系统中执行的方法启动异步存储器移动(AMM)操作,由此处理器执行将虚拟地址空间中的数据从第一有效地址移动到第二有效地址,并将AMM操作的参数转发到异步存储器 用于完成数据从第一存储器位置到第二存储器位置的物理移动的移动器逻辑。 处理器执行第二操作,其检查数据移动完成的状态,并返回指示状态的通知。 该通知表示状态,其中包括:数据移动进行中的一个; 数据移动完成; 数据移动部分完成; 无法执行数据移动; 以及出现翻译后备缓冲区无效条目(TLBIE)操作。 处理器响应于收到的通知发起一个或多个动作。

    METHOD AND SYSTEM FOR PERFORMING AN ASYNCHRONOUS MEMORY MOVE (AMM) VIA EXECUTION OF AMM STORE INSTRUCTION WITHIN INSTRUCTION SET ARCHITECTURE
    28.
    发明申请
    METHOD AND SYSTEM FOR PERFORMING AN ASYNCHRONOUS MEMORY MOVE (AMM) VIA EXECUTION OF AMM STORE INSTRUCTION WITHIN INSTRUCTION SET ARCHITECTURE 有权
    通过在指令集结构中执行AMM存储指令执行异步存储器移动(AMM)的方法和系统

    公开(公告)号:US20090198935A1

    公开(公告)日:2009-08-06

    申请号:US12024494

    申请日:2008-02-01

    CPC classification number: G06F9/30032 G06F12/0831 G06F12/0862 G06F12/10

    Abstract: A data processing system with a processor and memory includes an instruction set architecture (ISA) that provides an asynchronous memory move (AMM) store (ST) instruction. When the processor executes the AMM ST instruction, the processor performs a series of functions, which initiates an asynchronous memory move (AMM) operation. The AMM ST instruction moves data from a first memory location having a first real address to a second memory location having a second real address by: (a) performing a move of the data in virtual address space utilizing a source effective address that is memory mapped to the first memory location and a destination effective address that is memory mapped to the second memory location. When the move is completed in the virtual address space, the AMM operation performs the physical move of the data to the second memory location outside the processor core, without processor involvement.

    Abstract translation: 具有处理器和存储器的数据处理系统包括提供异步存储器移动(AMM)存储(ST)指令的指令集架构(ISA)。 当处理器执行AMM ST指令时,处理器执行一系列功能,其启动异步存储器移动(AMM)操作。 AMM ST指令通过以下方式将数据从具有第一实际地址的第一存储器位置移动到具有第二实际地址的第二存储器位置:(a)使用存储器映射的源有效地址来执行虚拟地址空间中的数据移动 到第一存储器位置和存储器映射到第二存储器位置的目的地有效地址。 当在虚拟地址空间中完成移动时,AMM操作将数据物理移动到处理器核心外部的第二存储器位置,而无需处理器参与。

    Efficient protocol processing to increase bandwidth in interrupt mode
    30.
    发明申请
    Efficient protocol processing to increase bandwidth in interrupt mode 审中-公开
    高效的协议处理能够在中断模式下增加带宽

    公开(公告)号:US20050132081A1

    公开(公告)日:2005-06-16

    申请号:US10733725

    申请日:2003-12-11

    CPC classification number: H04L49/9068 H04L49/90

    Abstract: A communication system with a communications adapter operating in an interrupt mode, the system comprising: a network system with at least one sender and a recipient of a message and a network for communication therebetween; the communications adapter placing data from the message in a receive buffer and generating an interrupt; and a state variable configured to track received messages. A method for increasing bandwidth in an interrupt mode processing protocol comprising: creating a state variable configured to track received messages; incrementing the state variable only if the received message exhibits multiple packets; decrementing the state variable if the received message exhibits multiple packets and completes; and generating an interrupt, with a communications adapter running in an interrupt mode, the communications adapter placing data from received message in a receive buffer.

    Abstract translation: 一种具有以中断模式操作的通信适配器的通信系统,所述系统包括:具有消息的至少一个发送者和接收者的网络系统和用于在其间进行通信的网络; 所述通信适配器将来自所述消息的数据放置在接收缓冲器中并产生中断; 以及配置成跟踪接收到的消息的状态变量。 一种用于在中断模式处理协议中增加带宽的方法,包括:创建配置成跟踪接收的消息的状态变量; 只有当接收到的消息呈现多个分组时才增加状态变量; 如果接收的消息呈现多个分组并且完成,则递减状态变量; 并且在通信适配器以中断模式运行的情况下产生中断,所述通信适配器将来自接收到的消息的数据放置在接收缓冲器中。

Patent Agency Ranking