摘要:
In a method for mixing an information signal, a digital information signal at a sampling frequency fs is generated. A mixed signal is generated as a multiplication of the digital information signal with a mixing signal at the sampling frequency fs, wherein the mixing signal corresponds to a sinusoid having a frequency fm equal to fs/8.
摘要:
An integrated circuit comprises a delta-sigma modulator incorporating a delta-sigma modulation loop having an analog-to-digital converter in a forward path and a digital-to-analog converter in a feedback path such that the ADC is arranged to receive samples of an analog input signal. The ADC is operably coupled to auto-ranging logic arranged to shift a digital output signal from the ADC representative of the analog input signal to counteract an effect of an input variation of the analog input signal. In this manner, the application of auto-ranging logic with a self-recovery technique supports a reduction of the number of comparators required in a multi-bit delta-sigma ADC.
摘要:
An apparatus and method for receiving wireless signals couples an antenna input of a receiver to a human body and receives a signal conducting from said body. Impedance matching circuitry lessens signal power loss at the antenna input. Parameters of the impedance matching circuitry can be adjusted based on a detected impedance, a detected signal strength, or the frequency of the signal.
摘要:
Embodiments of the present disclosure provide a device comprising a receiver port configured to be operatively coupled to a local receiver antenna; a transmitter port configured to be operatively coupled to a local transmitter antenna and to receive signals received by the local transmitter antenna at least for a portion of time while the local receiver antenna is not operatively coupled to the receiver port; and a quiet spot determination unit configured to receive signals received by the local receiver antenna at least for a portion of time while the local receiver antenna is operatively coupled to the receiver port, receive signals received by the local transmitter antenna at least for the portion of time while the local receiver antenna is not operatively coupled to the receiver port, and determine a quiet spot frequency. Other embodiments are also described and claimed.
摘要:
An integrated circuit comprises a delta-sigma modulator incorporating a delta-sigma modulation loop having an analog-to-digital converter in a forward path and a digital-to-analog converter in a feedback path such that the ADC is arranged to receive samples of an analog input signal. The ADC is operably coupled to auto-ranging logic arranged to shift a digital output signal from the ADC representative of the analog input signal to counteract an effect of an input variation of the analog input signal. In this manner, the application of auto-ranging logic with a self-recovery technique supports a reduction of the number of comparators required in a multi-bit delta-sigma ADC.
摘要:
A radio frequency (RF) receiver includes an intermediate frequency (IF) mixer that generates an output signal based on mixing a hybrid in-band, on-channel (IBOC) signal with an intermediate frequency signal. An oscillator generates the intermediate frequency signal; wherein the intermediate frequency is less than a bandwidth of the IBOC signal.
摘要:
A novel, nutritious confectionery product with a taste, texture and color that is particularly appealing to children is disclosed. The food product includes non-cereal vegetable solids and solid fat characterized in that the non-cereal vegetable solids are present in the form of particles in an amount of at least about 15% by weight of the total weight of the confectionery product. These particles are surrounded by the fat. The non-cereal vegetable solids are added and mixed into a continuous phase of fat to provide a shaped fat-based product upon setting.
摘要:
An arrangement ensuring the change-over of two channels through which the same digital information is conveyed with automatic data alignment over a .+-.3.5 bit range comprises for each channel an array of buffer stores operating at a write rate H.sub.i /N.sub.i (where i=1, 2), an oscillator operating at a rate H which provides reading of the buffer stores at the rate H/N and being synchronized in phase-opposition with one or the other of the write rates, and a logic comparator controlling the write rates H.sub.i /N.sub.i, the routing of the write rates to the input of the oscillator, as well as a change-over switch for the data.In the buffer store of the channel assumed to be the one whose quality degrades, the data are converted into N parallel streams at the rate H.sub.2 /N and are read at the rate H/N of the oscillator. In the other channel, the write rate of the buffer store is forced to the rate H.sub.1 /N-1, the read rate remaining unchanged, until there is a coincidence of N bits in the two channels; thereupon the data stream is switched, the write rate is locked at H.sub.1 /N and this write rate is applied to the oscillator.