High data rate interface
    21.
    发明申请
    High data rate interface 有权
    高数据速率接口

    公开(公告)号:US20050120079A1

    公开(公告)日:2005-06-02

    申请号:US10938354

    申请日:2004-09-10

    Abstract: A data Interface for transferring digital data between a host and a client over a communication path using packet structures linked together to form a communication protocol for communicating a pre-selected set of digital control and presentation data. The signal protocol is used by link controllers configured to generate, transmit, and receive packets forming the communications protocol, and to form digital data into one or more types of data packets, with at least one residing in the host device and being coupled to the client through the communications path. The interface provides a cost-effective, low power, bi-directional, high-speed data transfer mechanism over a short-range “serial” type data link, which lends itself to implementation with miniature connectors and thin flexible cables which are especially useful in connecting display elements such as wearable micro-displays to portable computers and wireless communication devices.

    Abstract translation: 一种数据接口,用于通过连接在一起的分组结构通过通信路径在主机和客户端之间传送数字数据,以形成用于传送预先选择的一组数字控制和呈现数据的通信协议。 信号协议被配置为生成,发送和接收形成通信协议的分组的链路控制器使用,并且将数字数据形成为一个或多个类型的数据分组,其中至少一个驻留在主机设备中并耦合到 客户端通过通信路径。 该接口通过短距离“串行”类型数据链路提供了经济高效,低功耗,双向,高速的数据传输机制,可实现微型连接器和薄型柔性电缆,特别适用于 将可穿戴式微型显示器等显示元件连接到便携式计算机和无线通信装置。

    Collapsible goal post for American football
    22.
    发明授权
    Collapsible goal post for American football 有权
    可折叠的美式足球目标职位

    公开(公告)号:US08496547B2

    公开(公告)日:2013-07-30

    申请号:US12958212

    申请日:2010-12-01

    Applicant: George Wiley

    Inventor: George Wiley

    CPC classification number: A63B63/008 A63B2071/009 A63B2210/50

    Abstract: A collapsible goal post includes a lower support extending from a playing field; a upper support having a first end and a second end, and a pivot assembly attaching the first end of the upper support to the lower support; an upper assembly comprising two uprights and a crossbar having two ends. The crossbar is attached to the second end of the support at about the midpoint of the crossbar. One of the two uprights is attached to each end of the crossbar. The upper support is configured to pivot about the pivot point assembly to move the upright assembly from a raised position to a lowered position. The two uprights are substantially perpendicular to the playing field in the raised position, and are substantially parallel to and contacting the playing field in the lowered position while the upper assembly and upper support remain attached to the lower support. In another embodiment, the goal post includes a hydraulic cylinder system coupled to the upper support and the lower support to hinder a rate of pivoting of the goal post about the pivot assembly.

    Abstract translation: 可折叠的目标岗位包括从游戏场延伸的较低支撑; 具有第一端和第二端的上支撑件和枢轴组件,所述枢轴组件将所述上支撑件的第一端附接到所述下支撑件; 包括两个立柱的上部组件和具有两个端部的横杆。 横杆在横杆的中点附近附接到支撑件的第二端。 两个立柱之一附在横梁的每一端。 上支撑件构造成围绕枢轴点组件枢转以将直立组件从升高位置移动到降低位置。 两个立柱基本上垂直于升高位置的运动场,并且在上部组件和上部支撑件保持附接到下部支撑件的同时基本上平行于并接触下降位置的运动场。 在另一个实施例中,目标柱包括联接到上支撑件和下支撑件的液压缸系统,以阻止球杆柱绕枢转组件枢转的速率。

    COLLAPSIBLE GOAL POST FOR AMERICAN FOOTBALL
    24.
    发明申请
    COLLAPSIBLE GOAL POST FOR AMERICAN FOOTBALL 有权
    美国足球无可挑剔的目标

    公开(公告)号:US20120142457A1

    公开(公告)日:2012-06-07

    申请号:US12958212

    申请日:2010-12-01

    Applicant: George Wiley

    Inventor: George Wiley

    CPC classification number: A63B63/008 A63B2071/009 A63B2210/50

    Abstract: A collapsible goal post includes a lower support extending from a playing field; a upper support having a first end and a second end, and a pivot assembly attaching the first end of the upper support to the lower support; an upper assembly comprising two uprights and a crossbar having two ends. The crossbar is attached to the second end of the support at about the midpoint of the crossbar. One of the two uprights is attached to each end of the crossbar. The upper support is configured to pivot about the pivot point assembly to move the upright assembly from a raised position to a lowered position. The two uprights are substantially perpendicular to the playing field in the raised position, and are substantially parallel to and contacting the playing field in the lowered position while the upper assembly and upper support remain attached to the lower support. In another embodiment, the goal post includes a hydraulic cylinder system coupled to the upper support and the lower support to hinder a rate of pivoting of the goal post about the pivot assembly.

    Abstract translation: 可折叠的目标岗位包括从游戏场延伸的较低支撑; 具有第一端和第二端的上支撑件和枢轴组件,所述枢轴组件将所述上支撑件的第一端附接到所述下支撑件; 包括两个立柱的上部组件和具有两个端部的横杆。 横杆在横杆的中点附近附接到支撑件的第二端。 两个立柱之一附在横梁的每一端。 上支撑件构造成围绕枢轴点组件枢转以将直立组件从升高位置移动到降低位置。 两个立柱基本上垂直于升高位置的运动场,并且在上部组件和上部支撑件保持附接到下部支撑件的同时基本上平行于并接触下降位置的运动场。 在另一个实施例中,目标柱包括联接到上支撑件和下支撑件的液压缸系统,以阻止球杆柱绕枢转组件枢转的速率。

    Hazard-free circuitry for determining full and empty conditions in
first-in-first-out memory
    25.
    发明授权
    Hazard-free circuitry for determining full and empty conditions in first-in-first-out memory 失效
    用于确定先进先出存储器中的全部和空白条件的无危险电路

    公开(公告)号:US5491659A

    公开(公告)日:1996-02-13

    申请号:US372480

    申请日:1995-01-13

    CPC classification number: G06F5/14 G06F2205/102

    Abstract: In a first-in-first out memory, at least one data item is stored, and a write counter is incremented in response to the storing of each data item as it is stored into the memory. A full condition counter is also incremented in response to the writing of each data item. The at least one data item is also read from the memory, and a read counter is incremented in response to the reading of each data item from the memory. An empty condition counter is also incremented in response to the reading of each data item from the memory. In order to assure that the empty and full flag signals are not generated simultaneously, the full flag signal is generated in response to a count within the full condition counter that leads a count within the empty condition counter by a first prescribed difference. The empty flag signal is generated in response to the count within the full condition counter lagging the count within the empty condition counter by a second prescribed difference. As a result, the full flag signal and the empty flag signal are never simultaneously generated so long as the full condition counter and the empty condition counter each have at least one more state than the read counter and the write counter.

    Abstract translation: 在先进先出存储器中,存储至少一个数据项,并且响应于存储在存储器中的每个数据项的存储而增加写计数器。 响应于每个数据项的写入,全状态计数器也递增。 还从存储器读取至少一个数据项,并且响应于从存储器读取每个数据项而增加读计数器。 响应于从存储器读取每个数据项,空条件计数器也递增。 为了确保空标志信号和全标志信号不同时产生,响应于在空状态计数器内的计数引起第一规定差的全状态计数器内的计数,产生全标志信号。 响应于在完全状态计数器内的计数使空条件计数器中的计数器滞后第二规定的差值而产生空标志信号。 结果,只要全状态计数器和空状态计数器都具有比读计数器和写计数器至少多一个状态,则不会同时产生全标志信号和空标志信号。

    Multiple Transmitter System and Method
    26.
    发明申请
    Multiple Transmitter System and Method 有权
    多发射机系统和方法

    公开(公告)号:US20090225873A1

    公开(公告)日:2009-09-10

    申请号:US12042362

    申请日:2008-03-05

    CPC classification number: H04L25/0272 H04L25/49

    Abstract: Systems and methods of data transmission are disclosed. In an embodiment, at least two transmitters are selectively activated and at least one transmitter is deactivated at a serial interface to transmit data via at least two distinct lines.

    Abstract translation: 公开了数据传输的系统和方法。 在一个实施例中,选择性地激活至少两个发射机,并且至少一个发射机在串行接口处被去激活,以经由至少两条不同的线路传输数据。

    MOBILE DEVICE INTERFACE FOR INPUT DEVICES
    28.
    发明申请
    MOBILE DEVICE INTERFACE FOR INPUT DEVICES 有权
    用于输入设备的移动设备接口

    公开(公告)号:US20060223581A1

    公开(公告)日:2006-10-05

    申请号:US11277916

    申请日:2006-03-29

    Abstract: A mobile electronic device includes an earphone/microphone port, an I/O circuit to receive a modulated data signal from data input devices via the earphone/microphone port, and a processor unit programmed to extract data from the modulated data signal. The processor unit (or the I/O circuit) detects connection of a device to an earphone/microphone connector of the mobile electronic device and determines whether the connected device is a data input device. If the connected device is a data input device, the processor unit is programmed to extract data from modulated data signals generated by data input device.

    Abstract translation: 移动电子设备包括耳机/麦克风端口,经由耳机/麦克风端口从数据输入设备接收调制数据信号的I / O电路,以及被编程为从调制数据信号提取数据的处理器单元。 处理器单元(或I / O电路)检测设备与移动电子设备的耳机/麦克风连接器的连接,并确定连接的设备是否是数据输入设备。 如果连接的设备是数据输入设备,则处理器单元被编程为从由数据输入设备生成的调制数据信号中提取数据。

    Digital data interface device message format
    29.
    发明申请
    Digital data interface device message format 有权
    数字数据接口设备消息格式

    公开(公告)号:US20060179164A1

    公开(公告)日:2006-08-10

    申请号:US11285389

    申请日:2005-11-23

    CPC classification number: H04N21/43632 H04M1/0214 H04N21/41407 H04N21/4223

    Abstract: The present invention provides a digital data interface device message format that describes command and response messages to be exchanged between a digital device having a system controller and a digital data interface device. The digital data interface device includes a message interpreter, content module and a control module. The digital data interface device may include an MDDI link controller. The digital data interface device can be used by a cellular telephone to control a peripheral device, such as a camera, bar code reader, image scanner, audio device or other sensor. The digital data interface device message format includes a transaction identification field, a count field, a command identification field and a status field. Optionally, the message format can include a data field. When an MDDI link is used, a digital data interface device message can be included in an MDDI register access packet.

    Abstract translation: 本发明提供了一种数字数据接口设备消息格式,其描述了在具有系统控制器的数字设备和数字数据接口设备之间要交换的命令和响应消息。 数字数据接口设备包括消息解释器,内容模块和控制模块。 数字数据接口设备可以包括MDDI链路控制器。 数字数据接口设备可以被蜂窝电话用于控制诸如照相机,条形码读取器,图像扫描仪,音频设备或其他传感器的外围设备。 数字数据接口设备消息格式包括事务标识字段,计数字段,命令标识字段和状态字段。 可选地,消息格式可以包括数据字段。 当使用MDDI链路时,数字数据接口设备消息可以被包括在MDDI寄存器访问分组中。

    Methods and systems for synchronous execution of commands across a communication link
    30.
    发明申请
    Methods and systems for synchronous execution of commands across a communication link 审中-公开
    通过通信链路同步执行命令的方法和系统

    公开(公告)号:US20060161691A1

    公开(公告)日:2006-07-20

    申请号:US11285400

    申请日:2005-11-23

    CPC classification number: G03B17/00

    Abstract: A method for synchronously executing a plurality of commands generated by a first module and executed at a second module, wherein the first and second modules communicate through a communication link, is provided. The method includes generating the commands at the first module, transmitting the commands through the link to the second module, and associating the execution time of the commands with an independent event at the second module. When the independent event is detected, the commands are executed synchronously at the second module. The method can be specifically applied to a baseband processor controlling a camera through a camera interface module, wherein the processor and the camera interface module are connected through an MDDI link. An example of a baseband processor controlling a camera through a Pathfinder camera module interface module is described. Specific built-in mechanisms of the camera module interface that enable flexible implementation of the method are also provided.

    Abstract translation: 一种用于同步执行由第一模块生成并在第二模块执行的多个命令的方法,其中第一和第二模块通过通信链路进行通信。 该方法包括在第一模块处生成命令,通过链路将命令发送到第二模块,并将命令的执行时间与第二模块处的独立事件相关联。 当检测到独立事件时,在第二模块上同步执行命令。 该方法可以专门应用于通过摄像机接口模块控制摄像机的基带处理器,其中处理器和摄像机接口模块通过MDDI链路连接。 描述了通过Pathfinder相机模块接口模块控制相机的基带处理器的示例。 还提供了能够灵活实现该方法的相机模块接口的特定内置机制。

Patent Agency Ranking