摘要:
A method of replacing a memory module in a computer system. Specifically, a method for replacing a memory module in a segment of a redundant memory system, without powering-down the memory system.
摘要:
Methods for improving processor performance. Specifically, by reducing some of the latency cycles within a host controller, request processing speed can be improved. One technique for improving processing speed involves initiating a deferred reply transaction before the data is available from a memory controller. A second technique involves anticipating the need to transition from a block next request (BNR) state to a bus priority request (BPRI) state, thereby eliminating the need to wait for a request check to determine if the BPRI state must be implemented.
摘要:
A computer is provided having a bus interface unit coupled between a CPU bus, a peripheral bus (i.e., PCI bus and/or graphics bus), and a memory bus. The bus interface unit includes controllers linked to the respective buses, and a plurality of queues placed within address and data paths between the various controllers. The peripheral bus controller can decode a write cycle to memory, and the processor controller can thereafter request and be granted ownership of the CPU local bus. The address of the write cycle can then be snooped to determine if valid data exists within the CPU cache storage locations. If so, a writeback operation can occur. Ownership of the CPU bus is maintained by the bus interface unit during the snooping operation, as well as during writeback and the request of the memory bus by the peripheral-derived write cycle. It is not until ownership of the memory bus is granted by the memory arbiter that mastership is terminated by the bus interface unit. Accordingly, the bus interface unit keeps CPU-derived cycles off the CPU bus to ensure memory arbiter grants ownership to a write cycle from the peripheral bus. In this fashion, data from the peripheral bus can be stored in system memory before accessing that data by a CPU read cycle. The number of snoop cycles which the bus interface unit can initiate is determined by configuration registers programmed during power on, reset or boot up of computer.
摘要:
A computer system having separate, yet compatible DMA controllers on a bus. Each DMA controller for controlling at least one DMA channel, each DMA controller having an independent set of registers for performing DMA operations and a configuration register for indicating channel status and designation. A DMA master for compatibly communicating with a processor and for initializing and communicating with the multiple DMA controllers.
摘要:
Method and apparatus for improving processor performance. In some embodiments, processing speed may be improved by reusing data stored in a buffer during an initial request by subsequent requests. Assignment of temporary storage buffers in a controller may be made to allow for the potential for reuse of the data. Further, a hot buffer may be designated to allow for reuse of the data stored in the hot buffer. On subsequent requests, data stored in the hot buffer may be sent to a requesting device without re-retrieving the data from memory.
摘要:
A computer system, bus interface unit, and method are provided to allocate requests to a shared bus within the computer system. The bus interface unit includes an arbiter which employs a multi-level, round-robin arbitration protocol. Configuration registers are programmed during boot-up of the computer system by assigning a subset of peripheral devices, bus agents, requesters, or bus masters to either a high priority ring or a low priority ring, if two levels of arbitration are used. The status of a low priority device can be elevated to equal priority with a high priority device by assigning the low priority device to a high priority port within the high priority ring if certain circumstances occur. Namely, if data transfers to or from the low priority device are terminated, then the low priority device will be promoted to a high priority device so that it need not wait until after the all high priority device requests have been polled. Instead, the elevated low priority device is placed on the same level of priority as the high priority devices so that its request can be readily serviced and the transaction completed during a data transfer retry operation.
摘要:
A computer system having separate, yet compatible DMA controllers on a bus. Each DMA controller for controlling at least one DMA channel, each DMA controller having an independent set of registers for performing DMA operations and a configuration register for indicating channel status and designation. A DMA master for compatibly communicating with a processor and for initializing and communicating with the multiple DMA controllers.
摘要:
A dipole acoustic well logging instrument including an acoustic transmitter. Receiver sections are disposed at axially spaced apart locations from the acoustic transmitter. Each receiver section includes an outer shoulder at each end adapted to be placed in acoustically isolated contact with an internal shoulder of a connector coupling when the instrument is in tension. The outer shoulders have an acoustically isolating material disposed on their surfaces. The receiver sections include an inner shoulder at each end adapted to be placed in direct contact with an external shoulder of the connector coupling when the instrument is in compression. The instrument includes one connector couplings disposed at each end of each receiver section to couple the receiver sections to each other and to the remainder of the instrument. At least one receiver element is disposed in a passage formed into each of the receiver sections. In one embodiment of the invention, the receiver element can be a bimorph-type dipole acoustic sensor. In another embodiment, the receiver element can be formed from a plurality of radially spaced apart piezoelectric elements.
摘要:
In accordance with principles of the present invention methods and apparatus are provided for evaluating the quality of the cement bond in cased boreholes. Acoustic energy is used to excite the borehole-casing-annulus-formation system and the quality of the cement bond is determined by examining the ratios of the signals received by two longitudinally spaced apart receivers supported on a sonde. The acoustic energy is generated by two transmitters symmetrically disposed above and below the receivers along the sonde. The spacings between the receivers themselves and between the receivers and the transmitters are selected so as to enhance the correlation between the ratios of the received signals and the quality of the cement bond log. An additional receiver, supported on the sonde at a small distance from one of the transmitters, is employed to determine the quality of the cement bond in hard formations.
摘要:
In accordance with principles of the present invention methods and apparatus are provided for evaluating the quality of the cement bond in cased boreholes. Acoustic energy is used to excite the borehole-casing-annulus-formation system and the quality of the cement bond is determined by examining the ratios of the signals received by two longitudinally spaced apart receivers supported on a sonde. The acoustic energy is generated by two transmitters symmetrically disposed above and below the receivers along the sonde. The spacings between the receivers themselves and between the receivers and the transmitters are selected so as to enhance the correlation between the ratios of the received signals and the quality of the cement bond log. An additional receiver, supported on the sonde at a small distance from one of the transmitters, is employed to determine the quality of the cement bond in hard formations.