-
公开(公告)号:US20220291091A1
公开(公告)日:2022-09-15
申请号:US17636156
申请日:2020-08-21
IPC: G01N1/22
Abstract: A sampler device for sampling gas for a particle concentration sensor from a flow, includes a first chamber having a first inlet and a first outlet and defining a main flow direction of a gas stream between the first inlet and the first outlet. A second inlet and a second outlet are configured to provide a sink and a source of a sample gas stream, respectively. The second inlet and the second outlet are provided in the first chamber at a first position and a second position, respectively. The first position and the second position overlap along the main flow direction. The first chamber is configured for providing a laminar flow of the gas stream at the first position and the second position.
-
公开(公告)号:US11968784B2
公开(公告)日:2024-04-23
申请号:US17763511
申请日:2020-09-23
Inventor: Michel Alexander Hagenaar , Nilles Henricus Vrijsen , Roel Ten Have
CPC classification number: H05K1/181 , H01G2/065 , H05K1/0298 , H05K2201/09227 , H05K2201/09236 , H05K2201/10015
Abstract: Capacitor assembly, comprising a printed circuit board comprising a first conductive trace and a second conductive trace, and a first row of capacitors comprising a plurality of surface mounted capacitor elements. Each of the plurality of surface mounted capacitor elements comprises a pair of outer electrodes, one of the pair being mounted to the first conductive trace and defining a first junction, and the other one being mounted to the second conductive trace defining a second junction. The first junction and the second junction define a first capacitor longitudinal axis. The first conductive trace has a first current flow direction with a first oblique angle relative to the first capacitor longitudinal axis.
-
公开(公告)号:US11909363B2
公开(公告)日:2024-02-20
申请号:US17276561
申请日:2019-09-18
Inventor: Bart Gerardus Maria Van Ark
CPC classification number: H03F3/245 , G01R33/3614 , H01F19/04 , H01P5/10 , H03F3/195 , H03F2200/06 , H03F2200/451 , H03F2200/537
Abstract: A radiofrequency power amplifier includes a balun transformer and a plurality of power transistor pairs arranged in a push-pull configuration. The balun transformer has an unbalanced coil extending between a first single-ended signal terminal and a first reference, and a balanced coil extending between a first balanced signal terminal and a second balanced signal terminal. The balun transformer also includes an auxiliary coil electrically isolated from the unbalanced coil and the balanced coil. The auxiliary coil is inductively coupled to the unbalanced coil and extends between a third balanced signal terminal and a fourth balanced signal terminal forming a balanced combiner-divider. An output of a first one of the power transistor pairs is coupled to the first and second balanced signal terminals and an output of a second one of the power transistor pairs is coupled to the third and fourth balanced signal terminals.
-
公开(公告)号:US11881792B2
公开(公告)日:2024-01-23
申请号:US17603238
申请日:2020-04-10
Inventor: Jordi Everts , Thomas Valentijn Gerrits
CPC classification number: H02M7/797 , B60L53/50 , H02M1/4216 , H02M3/158 , H02M1/0058
Abstract: An electrical converter for conversion between a three-phase AC signal and a DC signal may include a phase selector for connecting the three phase terminals to a first, a second, and a third intermediate node, a first buck circuit having a first switch-node terminal connected to the first DC terminal, and a second buck circuit having a second switch-node terminal connected to the second DC terminal. The first and second buck circuits convert a voltage at the first, second, and third intermediate node to a voltage between the first and second DC terminal. The first and second buck circuits are connected in series between the first and second intermediate node, and include at least one actively switchable device connected between the common node and the third intermediate node.
-
公开(公告)号:US20230260753A1
公开(公告)日:2023-08-17
申请号:US18005326
申请日:2021-07-06
Inventor: Jordi EVERTS , Noud SLAATS
IPC: H01J37/32
CPC classification number: H01J37/32128 , H01J37/32146 , H01J37/32174 , H01J37/321
Abstract: A voltage waveform generator includes a common node, a voltage waveform generation circuit and a current source. The voltage waveform generation circuit is operably connected to the common node and is configured to apply a voltage signal at the common node. The current source is operably connected to the common node and configured to apply a DC current at the common node. The current source has a first switch node connected to the common node through a first inductor, and a first power supply connected to the first switch node. The power supply includes at least two first voltage nodes, and the current source is operable to switch between the at least two first voltage nodes at the first switch node.
-
公开(公告)号:US20230245855A1
公开(公告)日:2023-08-03
申请号:US18005342
申请日:2021-07-06
Inventor: Jordi EVERTS , Noud SLAATS
CPC classification number: H01J37/32146 , H01J37/321 , H02M7/487 , H01J2237/334
Abstract: A voltage waveform generator for a plasma assisted processing apparatus includes a common node, a voltage supply circuit operable to switch between at least two voltage levels at a first switch node, a first inductor connected between the first switch node and the common node, and a control unit configured to operate the voltage supply circuit.
-
公开(公告)号:US20230223841A1
公开(公告)日:2023-07-13
申请号:US17997803
申请日:2021-05-03
Inventor: Jordi EVERTS , Nikolay MIHAYLOV
CPC classification number: H02M1/4233 , H02M1/36 , H02J7/007 , H02J2207/20
Abstract: An electrical three-phase AC-DC converter includes first and second converter stages and a controller. The first converter stage converts between three phase AC terminals and first and second intermediate nodes. The second converter stage has a boost circuit to convert between fourth and fifth intermediate nodes and first and second DC terminals. A link connects the first and second intermediate nodes to the fourth and fifth intermediate nodes. A phase selector selectively connects the three phase terminals to a third intermediate node and a current injection circuit connects the third intermediate node to the first and second DC terminals. In a mode, a current path through the third intermediate node is obtained acting parallel to a current path through the first intermediate node, through the second intermediate node, or through the first and the second intermediate nodes in alternation.
-
公开(公告)号:US12176767B2
公开(公告)日:2024-12-24
申请号:US17421140
申请日:2020-01-27
Inventor: Bart Ludo Jozef Gysen
IPC: H02K11/215 , G01D5/14 , H02K41/03
Abstract: A linear permanent magnet motor may include a stator unit having a coil, a mover including an array of permanent magnets, and a position sensing device operable to determine a position of the mover. The mover is arranged to move along a motion direction. The position sensing device has a sensing element operable to sense a magnetic field of the array of permanent magnets The sensing element is fixed to the stator unit. The array of permanent magnets is spaced apart from the stator unit by an air gap in which electromagnetic fields created by the array of permanent magnets and by coil are configured to interact thereby generating traction. The sensing element is positioned such that it is within a magnetic leakage field of the array of permanent magnets when the array of permanent magnets is positioned in correspondence with the sensing element.
-
公开(公告)号:US11916474B2
公开(公告)日:2024-02-27
申请号:US17268773
申请日:2019-08-14
Inventor: Jordi Everts
CPC classification number: H02M1/4233 , B60L53/12 , B60L53/20 , G01R33/3852 , H02J7/02 , H02M7/219 , H02J2207/20
Abstract: Electrical converters of the present disclosure feature a boost circuit that is fully integrated with a three phase bridge rectifier to allow for obtaining a pulsed voltage at the rectifier output. Actively switchable semiconductor switches of the boost circuit are controlled by pulse width modulation (PWM) control signals to obtain the pulsed voltage. PWM of this pulsed voltage allows control of two out of three currents at the three input terminals of the rectifier, i.e., the currents at the phase inputs having the highest and the lowest voltage levels of the three phase input voltage.
-
-
-
-
-
-
-
-
-