-
公开(公告)号:US12045362B2
公开(公告)日:2024-07-23
申请号:US17889956
申请日:2022-08-17
Applicant: ATI TECHNOLOGIES ULC , ADVANCED MICRO DEVICES, INC.
Inventor: Benjamin Koon Pan Chan , William Lloyd Atkinson , Tung Chuen Kwong , Guhan Krishnan
CPC classification number: G06F21/6218 , G06V10/955
Abstract: A computer vision processor in an image cluster defines a fenced memory region (FMR) that controls access to image data stored in a first portion of a trusted memory region (TMR). The computer vision processor receives FMR requests from an application implemented in a processing cluster. The FMR requests are to access the image data in the first portion of the TMR. The computer vision processor selectively allows the requesting application to access the image data. In some cases, the computer vision processor acquires the image data and stores the image data in the first portion of the TMR, such as buffers in the TMR. A data fabric selectively permits the image processing application to access the data stored in the TMR based on whether the image cluster has opened or closed the FMR for the portion of the TMR.
-
公开(公告)号:US12045106B2
公开(公告)日:2024-07-23
申请号:US17564139
申请日:2021-12-28
Applicant: ATI TECHNOLOGIES ULC
Inventor: Yinan Jiang
CPC classification number: G06F1/24 , G06F9/45558 , G06F11/1484 , G06F2009/45575 , G06F2201/815
Abstract: A virtual function (VF) of a virtual machine is enabled to directly reset a processing portion of a processing unit. The VF initiates the reset of the processing portion directly and a host driver associated with the processing unit is bypassed during the reset process. By allowing for a direct reset of the processing portion, a processing system reduces the overhead associated with the reset process, enhances system security, and improves overall VM and hardware isolation at the processing system.
-
公开(公告)号:US20240235233A1
公开(公告)日:2024-07-11
申请号:US18405800
申请日:2024-01-05
Applicant: Advanced Micro Devices, Inc. , ATI Technologies ULC
Inventor: David King Wai Li , Amanullah Samit
IPC: H02J7/00 , G01R31/382
CPC classification number: H02J7/0068 , G01R31/382 , H02J2207/20
Abstract: A device is disclosed that includes a battery charge controller having an input removably connected to a power adapter and an output supplying DC current to a battery, a voltage regulator having an input coupled to the output of the battery charge controller and the battery, and a current sensing unit used by the battery charge controller for sensing a charging current to the battery and by the voltage regulator for sensing a discharging current from the battery. Various other methods and systems are also disclosed.
-
公开(公告)号:US20240223788A1
公开(公告)日:2024-07-04
申请号:US18091467
申请日:2022-12-30
Applicant: ATI TECHNOLOGIES ULC
Inventor: Sonu Thomas , Arun Bhaskaran , Kurian Thomas
IPC: H04N19/423 , H04L65/75 , H04N19/184 , H04N19/46
CPC classification number: H04N19/423 , H04L65/75 , H04N19/184 , H04N19/46
Abstract: A bitstream encoding or decoding job is broken up into a plurality of segments, each of which is independent from subsequent segments and corresponds to a respective fence identifier. The segments are individually processed and progress is indicated using the fence identifiers. In some cases, a first segment is encoded, transmitted, decoded, and processed before a second segment is encoded. As a result, in some cases, segment statuses are more easily tracked, hardware is used more efficiently, end-to-end processing time is reduced, and less communication network bandwidth is used.
-
公开(公告)号:US20240221805A1
公开(公告)日:2024-07-04
申请号:US18090736
申请日:2022-12-29
Applicant: Advanced Micro Devices, Inc. , ATI Technologies ULC
Inventor: Russell Schreiber , Sahilpreet Singh
CPC classification number: G11C7/12 , G11C5/14 , G11C7/1096
Abstract: A static random-access memory (SRAM) circuit includes an SRAM bitcell coupled to a word line, a bit line and a complementary bit line. A precharge circuit is coupled to the bit line and the complementary bit line and includes a precharge input. A first keeper transistor is coupled to the bit line and a second keeper transistor is coupled to the complementary bit line. A write driver circuit includes a select input receiving a select signal, a write data input, and a write data compliment input, and is operable to write a data bit to the SRAM bitcell. A combinatorial logic circuit provides a precharge signal to the precharge circuit based on the select signal and a bit line precharge signal.
-
公开(公告)号:US12026380B2
公开(公告)日:2024-07-02
申请号:US17854903
申请日:2022-06-30
Applicant: ADVANCED MICRO DEVICES, INC. , ATI TECHNOLOGIES ULC
Inventor: Mark Fowler , Anthony Asaro , Vydhyanathan Kalyanasundharam
IPC: G06F3/06
CPC classification number: G06F3/0631 , G06F3/0604 , G06F3/0679
Abstract: A processing system including a parallel processing unit selectively allocating pages of memory for interleaving across configurable subsets of channels based on a mode of allocation. In some embodiments, in a first mode, a page of memory is allocated to and interleaved across a plurality of channels, and in a second mode, a page of memory is allocated to and interleaved across a subset of the plurality of channels.
-
公开(公告)号:US20240214283A1
公开(公告)日:2024-06-27
申请号:US18088935
申请日:2022-12-27
Applicant: ATI TECHNOLOGIES ULC
Inventor: Gennadiy Kolesnik , Mikhail Mironov
IPC: H04N21/438 , H04N21/442
CPC classification number: H04N21/4384 , H04N21/44209
Abstract: A client latency module generates a trigger event in response to an input event. The trigger event is inserted into an event queue to be sent to a content provider system. A stream including a plurality of images, audio data, or both, is received from the content provider system. A trigger event response generated in response to the trigger event is identified from the stream. A stream latency is determined by comparing a time corresponding to the trigger event with a time corresponding to the trigger event response. As a result, a single timer is used to measure latency of a streaming solution.
-
公开(公告)号:US20240211291A1
公开(公告)日:2024-06-27
申请号:US18088962
申请日:2022-12-27
Applicant: ADVANCED MICRO DEVICES, INC. , ATI TECHNOLOGIES ULC
Inventor: Yuping Shen , Min Zhang , Yinan Jiang , Jeffrey G. Cheng
CPC classification number: G06F9/45558 , G06F9/5077 , G06F2009/4557
Abstract: A host processing system assigns unequal time slices at a parallel processor to virtual functions based on profiles of applications executing at the virtual functions and an available budget of the parallel processor. The host processing system calculates a world switch cycle interval and assesses an available processing budget of the parallel processor. The available budget indicates the amount of graphics processing time the parallel processor has not yet allocated to virtual functions for each world switch cycle interval.
-
公开(公告)号:US12020408B2
公开(公告)日:2024-06-25
申请号:US17354856
申请日:2021-06-22
Applicant: ATI Technologies ULC
Inventor: Vladimir Lachine , Keith Lee
CPC classification number: G06T5/73 , G06T5/20 , G06T5/50 , G06T5/70 , G06T2207/10024
Abstract: Systems, apparatuses, and methods for performing optimized sharpening of images in non-linear and linear formats are disclosed. A system includes a blur filter and a sharpener. The blur filter receives an input image or video frame and provides blurred output pixels to a sharpener unit. The sharpener unit operates in linear or non-linear space depending on the format of the input frame. The sharpener unit includes one or more optimizations to generate sharpened pixel data in an area-efficient manner. The sharpened pixel data is then driven to a display.
-
公开(公告)号:US20240203033A1
公开(公告)日:2024-06-20
申请号:US18081407
申请日:2022-12-14
Applicant: Advanced Micro Devices, Inc. , ATI Technologies ULC
Inventor: David William John Pankratz , David Kirk McAllister , David Ronald Oldcorn , Michael John Livesley , Daniel James Skinner
Abstract: A technique for performing ray tracing operations is provided. The technique includes, in a first iteration of a ray traversal technique, traversing to an instance node of a bounding volume hierarchy; in a second iteration of the ray traversal technique that is subsequent to the first iteration, transforming a ray based on an instance transform of the instance node to generate a transformed ray; and in the second iteration, performing a ray-box intersection test for box node data of the instance node based on the transformed ray.
-
-
-
-
-
-
-
-
-