SYSTEMS AND METHODS FOR QUANTUM COMPUTATION
    41.
    发明申请

    公开(公告)号:US20190266510A1

    公开(公告)日:2019-08-29

    申请号:US16308314

    申请日:2017-06-07

    Abstract: A hybrid computer for generating samples employs a digital computer operable to perform post-processing. An analog computer may be communicatively coupled to the digital computer. The analog computer may be operable to return one or more samples corresponding to low-energy configurations of a Hamiltonian. Methods of generating samples from a quantum Boltzmann distribution to train a Quantum Boltzmann Machine, and from a classical Boltzmann distribution to train a Restricted Boltzmann Machine, are also taught. Computational systems and methods permit processing problems having size and/or connectivity greater than, and/or at least not fully provided by, a working graph of an analog processor. The approach may include determining preparatory biases toward a first classical spin configuration, evolving the analog processor in a first direction; evolving the analog processor in a second direction and evolving the analog processor in the first direction until the analog processor reaches a second classical spin configuration.

    SUPERCONDUCTING QUANTUM PROCESSOR AND METHOD OF OPERATING SAME

    公开(公告)号:US20190019099A1

    公开(公告)日:2019-01-17

    申请号:US16029026

    申请日:2018-07-06

    Abstract: Passive and actives approaches to mitigating the effects of spin-bath polarization are described and illustrated. Such may, for example, include at least partially depolarizing the spin-bath polarization, for instance by: performing an annealing cycle by the quantum processor to generate a final state of a qubit of the quantum processor; flipping the final state of the qubit of the quantum processor to an opposite state; and latching the qubit in the opposite state for a predetermined duration.

    SYSTEMS, DEVICES, ARTICLES, AND METHODS FOR QUANTUM PROCESSOR ARCHITECTURE

    公开(公告)号:US20180246848A1

    公开(公告)日:2018-08-30

    申请号:US15549512

    申请日:2016-01-27

    CPC classification number: G06F15/803 G06N10/00

    Abstract: A topology or hardware graph of a quantum processor is modifiable, for example prior to embedding of a problem, for instance by creating chains of qubits, where each chain which operates as a single or logical qubit to impose a logical graph on the quantum processor. A user interface (UI) allows a user to select a topology suited for embedding a particular problem or type of problem, to supply parameters that define the desired topology, or to supply or specify a problem graph or problem definition from which a processor-based system determines or selects an appropriate topology or logical graph to impose. Topologies may have regularity and/or self-similarity over the quantum processor or portions thereof, which portions may constitute unit cells. Logical graphs imposed on the quantum processor may take the form of a hypercube graph. A UI allows the user to specify a desired dimension of the hypercube graph.

    QUANTUM ANNEALING DEBUGGING SYSTEMS AND METHODS

    公开(公告)号:US20180218281A1

    公开(公告)日:2018-08-02

    申请号:US15881307

    申请日:2018-01-26

    CPC classification number: G06N10/00 G05B19/042 G05B2219/25071

    Abstract: Computational systems and methods employ characteristics of a quantum processor determined or sampled between a start and an end of an annealing evolution per an annealing schedule. The annealing evolution can be reinitialized, reversed or continued after determination. The annealing evolution can be interrupted. The annealing evolution can be ramped immediately prior to or as part of determining the characteristics. The annealing evolution can be paused or not paused immediately prior to ramping. A second representation of a problem can be generated based at least in part on the determined characteristics from an annealing evolution performed on a first representation of the problem. The determined characteristics can be autonomously compared to an expected behavior, and alerts optionally provided and/or the annealing evolution optionally terminated based on the comparison. Iterations of annealing evolutions may be performed until an exit condition occurs.

    QUANTUM PROCESSOR WITH INSTANCE PROGRAMMABLE QUBIT CONNECTIVITY
    45.
    发明申请
    QUANTUM PROCESSOR WITH INSTANCE PROGRAMMABLE QUBIT CONNECTIVITY 有权
    量子处理器具有可靠的可编程连接性

    公开(公告)号:US20160335558A1

    公开(公告)日:2016-11-17

    申请号:US14691268

    申请日:2015-04-20

    CPC classification number: G06N99/002 G06F15/82

    Abstract: In a quantum processor some couplers couple a given qubit to a nearest neighbor qubit (e.g., vertically and horizontally in an ordered 2D array), other couplers couple to next-nearest neighbor qubits (e.g., diagonally in the ordered 2D array). Couplers may include half-couplers, to selectively provide communicative coupling between a given qubit and other qubits, which may or may not be nearest or even next-nearest-neighbors. Tunable couplers selective mediate communicative coupling. A control system may impose a connectivity on a quantum processor, different than an “as designed” or “as manufactured” physical connectivity. Imposition may be via a digital processor processing a working or updated working graph, to map or embed a problem graph. A set of exclude qubits may be created from a comparison of hardware and working graphs. An annealing schedule may adjust a respective normalized inductance of one or more qubits, for instance to exclude certain qubits.

    Abstract translation: 在量子处理器中,一些耦合器将给定的量子比特耦合到最近的相邻量子位(例如,在有序2D阵列中垂直和水平),其他耦合器耦合到下一个最近的相邻量子位(例如,在有序2D阵列中的对角线)。 耦合器可以包括半耦合器,以选择性地提供给定量子位与其他量子位之间的通信耦合,其可以是也可以不是最近的,或者甚至不是最近邻近的。 可调谐耦合器选择性地介入交流耦合。 控制系统可以在量子处理器上施加不同于“被设计”或“制造”的物理连接的连接。 拼版可以通过数字处理器处理工作或更新的工作图,映射或嵌入问题图。 可以从硬件和工作图的比较中创建一组排除量子位。 退火计划可以调整一个或多个量子位的相应的归一化电感,例如排除某些量子位。

    Systems, methods and apparatus for measuring magnetic fields
    47.
    发明授权
    Systems, methods and apparatus for measuring magnetic fields 有权
    用于测量磁场的系统,方法和装置

    公开(公告)号:US09335385B2

    公开(公告)日:2016-05-10

    申请号:US14462200

    申请日:2014-08-18

    CPC classification number: G01R33/0354 G01R33/0017 G01R33/0094

    Abstract: SQUIDs may detect local magnetic fields. SQUIDS of varying sizes, and hence sensitivities may detect different magnitudes of magnetic fields. SQUIDs may be oriented to detect magnetic fields in a variety of orientations, for example along an orthogonal reference frame of a chip or wafer. The SQUIDS may be formed or carried on the same chip or wafer as a superconducting processor (e.g., a superconducting quantum processor). Measurement of magnetic fields may permit compensation, for example allowing tuning of a compensation field via a compensation coil and/or a heater to warm select portions of a system. A SQIF may be implemented as a SQUID employing an unconventional grating structure. Successful fabrication of an operable SQIF may be facilitated by incorporating multiple Josephson junctions in series in each arm of the unconventional grating structure.

    Abstract translation: SQUID可以检测局部磁场。 具有不同尺寸的SQUIDS,因此灵敏度可以检测不同的磁场强度。 SQUID可以被定向以检测各种取向中的磁场,例如沿着芯片或晶片的正交参考系。 SQUIDS可以与超导处理器(例如超导量子处理器)形成或携带在相同的芯片或晶片上。 磁场的测量可以允许补偿,例如允许通过补偿线圈和/或加热器对补偿场进行调谐以温暖系统的选择部分。 SQIF可以被实现为采用非常规光栅结构的SQUID。 可以通过将多个约瑟夫逊结串联在非常规光栅结构的每个臂中来促进可操作的SQIF的成功制造。

Patent Agency Ranking