Message synchronization system
    2.
    发明授权

    公开(公告)号:US12056084B2

    公开(公告)日:2024-08-06

    申请号:US17447732

    申请日:2021-09-15

    摘要: A method for synchronizing messages between processors is provided. The method comprising receiving, by a first external device, inbound messages for applications running redundantly in high integrity mode on two or more multi-core processors. The inbound messages are synchronously copied to the multi-core processors. The multi-core processors send outbound messages to respective alignment queues in the first external device or a second external device, wherein the outbound messages contain calculation results from the inbound messages. The first or second external device compares the alignment queues. Matched outbound messages in the alignment queues are sent to a network or data bus. Any unmatched outbound messages in the alignment queues are discarded.

    Computer-readable recording medium storing program and management method

    公开(公告)号:US11822408B2

    公开(公告)日:2023-11-21

    申请号:US17717188

    申请日:2022-04-11

    申请人: FUJITSU LIMITED

    发明人: Akira Hirai

    IPC分类号: G06F1/28 G06F15/82

    CPC分类号: G06F1/28 G06F15/82

    摘要: A recording medium stores a program for causing a computer to execute processing including: acquiring a first process execution time and energy consumption of a first processor core in the execution time when a process executed by the first processor core is switched from a first process to a second process; specifying one or more processes of a first process group to which the first process belongs, from among process groups each of which is a group of processes and calculating an index that indicates the energy consumption per unit time involved in execution of the first process group based on the execution time and the energy consumption acquired for the specified one or more processes; and controlling an operation of a processor core to which the process is allocated according to comparison between the index calculated for the first process group with a threshold.

    Distribution of Over-Configured Logical Processors

    公开(公告)号:US20230281158A1

    公开(公告)日:2023-09-07

    申请号:US17653798

    申请日:2022-03-07

    IPC分类号: G06F15/82 G06F13/36

    CPC分类号: G06F15/82 G06F13/36

    摘要: Logical processor distribution across physical processors is provided. A set of logical processors of a number of logical processors defined for a particular logical partition of a plurality of active logical partitions is assigned to a physical processor chip having a greatest logical processor entitlement for the particular logical partition until no more logical processors can be assigned to that physical processor chip based on a logical processor entitlement of that physical processor chip being exhausted. Remaining logical processors of the number of logical processors defined for the particular logical partition are assigned to other physical processor chips of a plurality of physical processor chips assigned to the particular logical partition until all of the remaining logical processors have been assigned to a physical processor chip.

    CLOCK DATA RECOVERY IN MULTILANE DATA RECEIVER

    公开(公告)号:US20190130942A1

    公开(公告)日:2019-05-02

    申请号:US15802365

    申请日:2017-11-02

    申请人: KANDOU LABS, S.A.

    摘要: Methods and systems are described for obtaining, at a phase-error aggregator, a plurality of data-derived phase-error signals for two or more data lanes of a multi-wire bus, each data-derived phase-error signal generated using at least (i) a phase of one or more phases of a local oscillator signal and (ii) a corresponding data signal associated with one of the two or more data lanes, generating a composite phase-error signal representing a combination of the two or more obtained data-derived phase-error signals, receiving the composite phase-error signal at a loop filter responsively generating an oscillator control signal, and receiving the oscillator control signal at a local oscillator and responsively adjusting a timing of the local oscillator to adjust the one or more phases of the local oscillator signal.

    SYSTEMS AND METHODS FOR REMOVING UNWANTED INTERACTIONS IN QUANTUM DEVICES

    公开(公告)号:US20180267933A1

    公开(公告)日:2018-09-20

    申请号:US15984074

    申请日:2018-05-18

    IPC分类号: G06F17/00 G06F15/82 G06N99/00

    CPC分类号: G06F17/00 G06F15/82 G06N10/00

    摘要: Systems, devices, articles, methods, and techniques for advancing quantum computing by removing unwanted interactions in one or more quantum processor. One approach includes creating an updated plurality of programmable parameters based at least in part on a received value for the characteristic magnetic susceptibility of the qubit in the at least one quantum processor, and returning the updated plurality of programmable parameters. Examples programmable parameters include local biases, and coupling values characterizing the problem Hamilton. Also, for example, a quantum processor may be summarized as including a first loop of superconducting material, a first compound Josephson junction interrupting the first loop of superconducting material, a first coupler inductively coupled to the first loop of superconducting material, a second coupler inductively coupled to the first loop of superconducting material, and a second loop of superconducting material proximally placed to the first loop of superconducting material inductively coupled to the first coupler and the second coupler.