Multiplying delay locked loops with compensation for realignment error

    公开(公告)号:US10340902B1

    公开(公告)日:2019-07-02

    申请号:US15966368

    申请日:2018-04-30

    Abstract: Multiplying delay locked loops (MDLLs) with compensation for realignment error are provided. In certain implementations, an MDLL includes a control circuit, a multiplexed oscillator, and an integrate and subtract circuit. The control circuit selectively injects a reference clock signal into the multiplexed oscillator, which operates with an injected period when the reference clock signal is injected and with a natural period when the reference clock signal is not injected. The integrate and subtract circuit receives an oscillator signal from the multiplexed oscillator, and tunes an oscillation frequency of the multiplexed oscillator based on a difference between an integration of the oscillator signal over the injected period and an integration of the oscillator signal over the natural period.

    MANAGING THE DETERMINATION OF A TRANSFER FUNCTION OF A MEASUREMENT SENSOR

    公开(公告)号:US20190064222A1

    公开(公告)日:2019-02-28

    申请号:US15691379

    申请日:2017-08-30

    Abstract: The present disclosure provides a system and method for the management of a monitor module in an electrical measurement system to determine an estimate of a transfer function of a first measurement sensor in the measurement system. The management comprises outputting a first control instruction for instructing the monitor module to determine an estimate of the transfer function of the first measurement sensor over a first individual run length of time, obtaining a first monitor result from the monitor module, the monitor result comprising the estimate of the transfer function of the first measurement sensor and generating a report based at least in part on the first monitor result.

    Semiconductor die including multiple controllers for operating over an extended temperature range

    公开(公告)号:US11101638B2

    公开(公告)日:2021-08-24

    申请号:US16153496

    申请日:2018-10-05

    Inventor: Rajiv Nadig

    Abstract: Provided herein are semiconductor dies including multiple controllers for operating over an extended temperature range. In certain embodiments, a semiconductor die includes multiple circuit modules, a temperature sensor that generates a detected temperature signal, an interface that communicates with an external host, a primary controller coupled to the interface and operable to control the circuit modules, and a secondary controller coupled to the interface. In response to the detected temperature signal indicating that the temperature of the semiconductor die exceeds a threshold temperature, the primary controller enables the secondary controller, which in turn disables the primary controller and at least a portion of the plurality of circuit modules to reduce heat dissipation.

    Apparatus and methods for timing offset compensation in frequency synthesizers

    公开(公告)号:US11082051B2

    公开(公告)日:2021-08-03

    申请号:US15977171

    申请日:2018-05-11

    Abstract: Apparatus and methods for timing offset compensation of frequency synthesizers are provided herein. In certain embodiments, an electronic system includes a frequency synthesizer, such as a fractional-N phase-locked loop (PLL), which generates an output clock signal based on timing of a reference clock signal. Additionally, the electronic system includes an integer PLL configured to compensate for a timing offset, such as a phase offset and/or frequency offset, of the frequency synthesizer based on timing of the output clock signal.

Patent Agency Ranking