-
公开(公告)号:US06251763B1
公开(公告)日:2001-06-26
申请号:US09106208
申请日:1998-06-29
申请人: Seiji Inumiya , Katsuhiko Hieda , Tetsuo Matsuda , Yoshio Ozawa
发明人: Seiji Inumiya , Katsuhiko Hieda , Tetsuo Matsuda , Yoshio Ozawa
IPC分类号: H01L213205
CPC分类号: H01L21/28185 , H01L21/28194 , H01L21/28202 , H01L29/42368 , H01L29/4983 , H01L29/513 , H01L29/517 , H01L29/518 , H01L29/66537 , H01L29/66545 , H01L29/6659
摘要: A method of manufacturing a semiconductor device comprising the steps of forming a dummy film and a dummy gate pattern at a predetermined gate-forming region on a semiconductor substrate, forming a first side wall insulating film on a side wall of the dummy gate pattern, forming an interlayer insulating film on a position of the semiconductor substrate around the dummy gate pattern bearing the first side wall insulating film, forming a groove by removing the dummy gate pattern, removing a portion of dummy film exposed through the groove while leaving a portion of the first side wall insulating film as well as a portion of the dummy film disposed below the portion of the first side wall insulating film, forming a gate insulating film at least on a bottom surface of the groove, and forming a gate electrode on the gate insulating film formed in the groove.
摘要翻译: 一种制造半导体器件的方法,包括以下步骤:在半导体衬底上的预定栅极形成区域形成虚设膜和伪栅极图案,在虚拟栅极图案的侧壁上形成第一侧壁绝缘膜,形成 在半导体衬底周围的位于第一侧壁绝缘膜的伪栅极图案的位置上的层间绝缘膜,通过去除伪栅极图案形成沟槽,去除通过沟槽暴露的一部分虚拟膜,同时留下一部分 第一侧壁绝缘膜以及设置在第一侧壁绝缘膜的部分下方的虚设膜的一部分,至少在槽的底面上形成栅极绝缘膜,并且在栅极绝缘上形成栅极电极 胶片形成在凹槽中。