利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

21 条记录 (耗时 0.014 秒)

    POWER AND GROUND PLANES HAVING MODIFIED RESONANCE FREQUENCIES
    1.
    发明申请
    POWER AND GROUND PLANES HAVING MODIFIED RESONANCE FREQUENCIES 审中-公开
    具有改性共振频率的电力和地面平面

    公开(公告)号：US20120162932A1

    公开(公告)日：2012-06-28

    申请号：US12976875

    申请日：2010-12-22

    申请人： JOHN T. CONTRERAS ,  ALBERT J. WALLASH

    发明人： JOHN T. CONTRERAS ,  ALBERT J. WALLASH

    IPC分类号： H05K1/18 ,  H05K1/16

    CPC分类号： H05K1/0224 ,  H05K1/0253

    摘要： Adjusting the resonance of a power distribution network in a device to ensure a resonance frequency of the device is outside of a frequency band of wireless signals, other interference signals, or interference signals intrinsic to the device. The resonance frequency may be adjusted by cutting slices into the power and/or ground planes such that a serpentine pattern (or other desired pattern) is formed. The serpentine pattern increases the length that the current travels along the power/ground plane and thus, changes the resonance frequency of the device.

    摘要翻译： 调整设备中配电网络的谐振以确保设备的谐振频率在无线信号，其他干扰信号或设备固有的干扰信号的频带之外。 可以通过将切片切割成功率和/或接地平面来调节谐振频率，使得形成蛇形图案（或其他期望的图案）。 蛇形图案增加了电流沿电源/接地平面行进的长度，从而改变了设备的谐振频率。

    Method and system for actively controlling and reducing induced electrostatic voltage on a magnetic storage disk
    2.
    发明授权
    Method and system for actively controlling and reducing induced electrostatic voltage on a magnetic storage disk 有权
    积极控制和减少磁存储盘上感应静电电压的方法和系统

    公开(公告)号：US07187512B1

    公开(公告)日：2007-03-06

    申请号：US11004133

    申请日：2004-12-03

    申请人： Albert J. Wallash

    发明人： Albert J. Wallash

    IPC分类号： G11B5/02

    CPC分类号： G11B5/40

    摘要： Actively controlling ESI voltage on an object such as a magnetic storage disk (12), a rotating MR head, or insulator, includes the method and system for actively monitoring (92) a generated ESI voltage on the object (12). The method and system generate (100, 102, and 104) a signal responsive to the generated ESI voltage. Then, an opposing ESI voltage is produced (76) from the responsive signal. The method and system then apply the opposing ESI voltage (76) to the object (12) for opposing and controlling the generated ESI voltage.

    摘要翻译： 积极控制诸如磁存储盘（12），旋转MR磁头或绝缘体的物体上的ESI电压包括用于主动监测（92）对象（12）上产生的ESI电压的方法和系统。 所述方法和系统产生响应于产生的ESI电压的信号（100,102和104）。 然后，从响应信号产生相反的ESI电压（76）。 该方法和系统然后将相对的ESI电压（76）施加到物体（12），用于对抗和控制产生的ESI电压。

    Shorted magnetoresistive head elements for electrical overstress and electrostatic discharge protection
    7.
    发明授权
    Shorted magnetoresistive head elements for electrical overstress and electrostatic discharge protection 失效
    用于电气过载和静电放电保护的短路磁阻头元件

    公开(公告)号：US5491605A

    公开(公告)日：1996-02-13

    申请号：US363460

    申请日：1994-12-23

    申请人： Timothy S. Hughbanks ,  Hin Pong E. Lee ,  Peter B. P. Phipps ,  Neil L. Robertson ,  Albert J. Wallash

    发明人： Timothy S. Hughbanks ,  Hin Pong E. Lee ,  Peter B. P. Phipps ,  Neil L. Robertson ,  Albert J. Wallash

    IPC分类号： G11B5/11 ,  G11B5/39 ,  G11B5/40 ,  G11B5/127 ,  G11B5/10

    CPC分类号： G11B5/3903 ,  G11B5/11 ,  G11B5/40 ,  G11B5/3967

    摘要： In a magnetic read/write transducer, the elements of the magnetoresistive (MR) and inductive heads are shorted together and to the slider substrate to provide a low resistance, conductive path bypassing the MR sensor element and minimizing electrical current through the MR sensor element during discharge of static electric charge. The MR sensor element, the MR conductive leads, the MR magnetic shield elements and inductive pole tips exposed at the slider air bearing surface are shorted together and to the slider substrate by a layer of conductive material, such as tungsten, formed over the slider air bearing surface. The conductive layer shorts the head elements together and to the slider substrate thus protecting the head against ESD/EOS damage during subsequent handling and assembly. The conductive layer is removed by wet etching prior to placing the magnetic head into operation in a magnetic storage system.

    摘要翻译： 在磁读/写换能器中，磁阻（MR）和感应头的元件在一起和滑块基板短路，以提供绕阻MR传感器元件的低电阻导电路径，并使通过MR传感器元件的电流最小化 放电静电。 在滑块空气轴承表面处暴露的MR传感器元件，MR导电引线，MR磁屏蔽元件和感应极端部通过形成在滑块空气上的一层导电材料（例如钨）短路在一起并且滑块基板 承载面。 导电层将头元件组合在一起并滑动到滑块基板，从而在随后的处理和组装过程中保护头部免受ESD / EOS损坏。 在磁头在磁存储系统中运行之前，通过湿蚀刻去除导电层。

    Disk drive flex cable with ESD contact pad
    9.
    发明授权
    Disk drive flex cable with ESD contact pad 有权
    带ESD接触垫的磁盘驱动器柔性电缆

    公开(公告)号：US07505229B1

    公开(公告)日：2009-03-17

    申请号：US11031326

    申请日：2005-01-07

    申请人： Albert J. Wallash

    发明人： Albert J. Wallash

    IPC分类号： G11B5/48 ,  G11B21/16 ,  H01H3/00

    CPC分类号： G11B5/4846 ,  G11B5/40 ,  G11B5/455 ,  G11B33/1493

    摘要： A disk drive electrical interconnect includes one or more electrical contacts for providing a controlled discharge form a disk drive head in a manner that reduces the potential for damaging the head in preparation for testing or the like. In some embodiments the electrical interconnect includes a charge dissipation electrical contact that is interconnected with a read element of the head using an electrical trace. A resistor is disposed in series between the charge dissipation electrical contact and the read element. A probe may engage the charge dissipation electrical contact to remove the electrical charge from the read element at a desired rate because of the resistor. Once the electrical charge has been sufficiently dissipated, another probe may engage another contact of the electrical interconnect to provide a desired electrical signal to the head.

    摘要翻译： 磁盘驱动器电互连包括一个或多个电触头，用于以减少在准备测试等方面损坏磁头的可能性的方式提供盘驱动头的受控放电形式。 在一些实施例中，电互连包括电荷耗散电接触，其使用电迹线与头部的读取元件互连。 在电荷耗散电接触和读取元件之间串联设置电阻器。 由于电阻器，探针可以接合电荷耗散电接触以以期望的速率从读取元件去除电荷。 一旦电荷充分消散，另一个探针可以与电互连的另一个接触件接合，以向头部提供所需的电信号。

    Two-step electrical connector and method using high resistance path for electrostatic discharge
    10.
    发明授权
    Two-step electrical connector and method using high resistance path for electrostatic discharge 失效
    两级电连接器和使用高电阻路径进行静电放电的方法

    公开(公告)号：US06905350B1

    公开(公告)日：2005-06-14

    申请号：US10406697

    申请日：2003-04-03

    申请人： Albert J. Wallash ,  Kenneth Allen

    发明人： Albert J. Wallash ,  Kenneth Allen

    IPC分类号： H01R13/53 ,  H01R13/648 ,  H01R4/58

    CPC分类号： H01R13/6485 ,  H01R13/53

    摘要： A method and corresponding structure for establishing an electrical interconnection is disclosed. There are at least two conductors in one embodiment. The first conductor is preferably a static dissipative material, while the second conductor may be of any conventional electrically conductive material (e.g., copper). These two conductors move relative to each other. More specifically, the first conductor is brought into contact with a device having a stored charged. After a certain amount of relative movement between the first and second conductors, and while the first conductor has remained in contact with the device to allow for dissipation of at least a portion of the charge therefrom, the second conductor is then brought into contact with the device.

    摘要翻译： 公开了一种用于建立电互连的方法和相应的结构。 在一个实施例中至少有两个导体。 第一导体优选是静电耗散材料，而第二导体可以是任何常规的导电材料（例如铜）。 这两个导体相对于彼此移动。 更具体地，第一导体与具有存储带电的装置接触。 在第一和第二导体之间的一定量的相对移动之后，并且当第一导体与装置保持接触以允许从其中消耗至少一部分电荷时，然后使第二导体与 设备。