-
公开(公告)号:US20100171187A1
公开(公告)日:2010-07-08
申请号:US12637787
申请日:2009-12-15
CPC分类号: H01L21/28194 , H01L21/28079 , H01L29/495 , H01L29/513 , H01L29/517
摘要: A method of forming a high-K gate stack for a MOSFET device to control the threshold voltage for the MOSFET device. A first high-K metallic oxide layer is formed on a semiconductor substrate. At least one composite layer is then formed directly on the first layer. The composite layer is composed of a second high-K metallic oxide layer formed directly on a dipole induction layer. The dipole induction layer includes a high-K metallic oxide having higher oxygen vacancy affinity and lower oxygen vacancy diffusivity than the first and second layers. A metallic gate electrode is then formed on the composite layer. Formation of the various layers is such as to position the dipole induction layer of the composite layer between the gate electrode and substrate so as to shift the threshold voltage to a desired level. A high-K gate stack in a MOSFET device formed by the above method is also provided.
摘要翻译: 形成用于MOSFET器件的高K栅极堆叠以控制MOSFET器件的阈值电压的方法。 第一高K金属氧化物层形成在半导体衬底上。 然后在第一层上直接形成至少一个复合层。 复合层由直接形成在偶极感应层上的第二高K金属氧化物层组成。 偶极子诱导层包括具有比第一和第二层更高的氧空位亲和力和更低的氧空位扩散率的高K金属氧化物。 然后在复合层上形成金属栅电极。 各层的形成使得将复合层的偶极子感应层定位在栅电极和衬底之间,以将阈值电压移动到期望的水平。 还提供了通过上述方法形成的MOSFET器件中的高K栅极堆叠。
-
公开(公告)号:US08273618B2
公开(公告)日:2012-09-25
申请号:US12637787
申请日:2009-12-15
IPC分类号: H01L21/8238
CPC分类号: H01L21/28194 , H01L21/28079 , H01L29/495 , H01L29/513 , H01L29/517
摘要: A method of forming a high-K gate stack for a MOSFET device to control the threshold voltage for the MOSFET device. A first high-K metallic oxide layer is formed on a semiconductor substrate. At least one composite layer is then formed directly on the first layer. The composite layer is composed of a second high-K metallic oxide layer formed directly on a dipole induction layer. The dipole induction layer includes a high-K metallic oxide having higher oxygen vacancy affinity and lower oxygen vacancy diffusivity than the first and second layers. A metallic gate electrode is then formed on the composite layer. Formation of the various layers is such as to position the dipole induction layer of the composite layer between the gate electrode and substrate so as to shift the threshold voltage to a desired level. A high-K gate stack in a MOSFET device formed by the above method is also provided.
摘要翻译: 形成用于MOSFET器件的高K栅极堆叠以控制MOSFET器件的阈值电压的方法。 第一高K金属氧化物层形成在半导体衬底上。 然后在第一层上直接形成至少一个复合层。 复合层由直接形成在偶极感应层上的第二高K金属氧化物层组成。 偶极子诱导层包括具有比第一和第二层更高的氧空位亲和力和更低的氧空位扩散率的高K金属氧化物。 然后在复合层上形成金属栅电极。 各层的形成使得将复合层的偶极子感应层定位在栅电极和衬底之间,以将阈值电压移动到期望的水平。 还提供了通过上述方法形成的MOSFET器件中的高K栅极堆叠。
-
3.
公开(公告)号:US20080293259A1
公开(公告)日:2008-11-27
申请号:US12187767
申请日:2008-08-07
申请人: Wanda Andreoni , Alessandro C. Callegari , Eduard A. Cartier , Alessandro Curioni , Christopher P. D'Emic , Evgeni Gousev , Michael A. Gribelyuk , Paul C. Jamison , Rajarao Jammy , Dianne L. Lacey , Fenton R. McFeely , Vijay Narayanan , Carlo A. Pignedoli , Joseph F. Shepard, JR. , Sufi Zafar
发明人: Wanda Andreoni , Alessandro C. Callegari , Eduard A. Cartier , Alessandro Curioni , Christopher P. D'Emic , Evgeni Gousev , Michael A. Gribelyuk , Paul C. Jamison , Rajarao Jammy , Dianne L. Lacey , Fenton R. McFeely , Vijay Narayanan , Carlo A. Pignedoli , Joseph F. Shepard, JR. , Sufi Zafar
IPC分类号: H01L21/263
CPC分类号: H01L21/28176 , H01L29/4908 , H01L29/4966 , H01L29/513 , H01L29/517 , H01L29/6656 , H01L29/66575 , H01L29/66772 , H01L29/7833 , H01L29/78684
摘要: The present invention provides a gate stack structure that has high mobilities and low interfacial charges as well as semiconductor devices, i.e., metal oxide semiconductor field effect transistors (MOSFETs) that include the same. In the semiconductor devices, the gate stack structure of the present invention is located between the substrate and an overlaying gate conductor. The present invention also provides a method of fabricating the inventive gate stack structure in which a high temperature annealing process (on the order of about 800° C.) is employed. The high temperature anneal used in the present invention provides a gate stack structure that has an interface state density, as measured by charge pumping, of about 8×1010 charges/cm2 or less, a peak mobility of about 250 cm2V-s or greater and substantially no mobility degradation at about 6.0×1012 inversion charges/cm2 or greater.
摘要翻译: 本发明提供具有高移动性和低界面电荷的栅叠层结构,以及包括其的半导体器件,即金属氧化物半导体场效应晶体管(MOSFET)。 在半导体器件中,本发明的栅极堆叠结构位于衬底和覆盖栅极导体之间。 本发明还提供一种制造本发明的栅叠层结构的方法,其中采用了高温退火工艺(大约800℃)。 本发明中使用的高温退火提供了具有大约8×10 10电荷/ cm 2或更小的电荷泵浦的界面状态密度,约250cm 2 / s以上的峰值迁移率和基本上没有 约6.0×10 12反相电荷/ cm 2以上的迁移率降解。
-
公开(公告)号:US08153514B2
公开(公告)日:2012-04-10
申请号:US12187767
申请日:2008-08-07
申请人: Wanda Andreoni , Alessandro C. Callegari , Eduard A. Cartier , Alessandro Curioni , Christopher P. D'Emic , Evgeni Gousev , Michael A. Gribelyuk , Paul C. Jamison , Rajarao Jammy , Dianne L. Lacey , Fenton R. McFeely , Vijay Narayanan , Carlo A. Pignedoli , Joseph F. Shepard, Jr. , Sufi Zafar
发明人: Wanda Andreoni , Alessandro C. Callegari , Eduard A. Cartier , Alessandro Curioni , Christopher P. D'Emic , Evgeni Gousev , Michael A. Gribelyuk , Paul C. Jamison , Rajarao Jammy , Dianne L. Lacey , Fenton R. McFeely , Vijay Narayanan , Carlo A. Pignedoli , Joseph F. Shepard, Jr. , Sufi Zafar
IPC分类号: H01L21/3205
CPC分类号: H01L21/28176 , H01L29/4908 , H01L29/4966 , H01L29/513 , H01L29/517 , H01L29/6656 , H01L29/66575 , H01L29/66772 , H01L29/7833 , H01L29/78684
摘要: The present invention provides a gate stack structure that has high mobilities and low interfacial charges as well as semiconductor devices, i.e., metal oxide semiconductor field effect transistors (MOSFETs) that include the same. In the semiconductor devices, the gate stack structure of the present invention is located between the substrate and an overlaying gate conductor. The present invention also provides a method of fabricating the inventive gate stack structure in which a high temperature annealing process (on the order of about 800° C.) is employed. The high temperature anneal used in the present invention provides a gate stack structure that has an interface state density, as measured by charge pumping, of about 8×1010 charges/cm2 or less, a peak mobility of about 250 cm2V-s or greater and substantially no mobility degradation at about 6.0×1012 inversion charges/cm2 or greater.
摘要翻译: 本发明提供具有高迁移率和低界面电荷的栅叠层结构,以及包括其的半导体器件即金属氧化物半导体场效应晶体管(MOSFET)。 在半导体器件中,本发明的栅极堆叠结构位于衬底和覆盖栅极导体之间。 本发明还提供一种制造本发明的栅叠层结构的方法,其中采用了高温退火工艺(大约800℃)。 本发明中使用的高温退火提供了一种栅极叠层结构,其具有约8×10 10电荷/ cm 2或更小的峰值迁移率,约250cm 2 / s或更大的峰迁移率的通过电荷泵浦测量的界面状态密度,以及 在大约6.0×10 12反转电荷/ cm 2或更大时基本上没有迁移率降解。
-
公开(公告)号:US07115959B2
公开(公告)日:2006-10-03
申请号:US10873733
申请日:2004-06-22
申请人: Wanda Andreoni , Alessandro C. Callegari , Eduard A. Cartier , Alessandro Curioni , Christopher P. D'Emic , Evengi Gousev , Michael A. Gribelyuk , Paul C. Jamison , Rajarao Jammy , Dianne L. Lacey , Fenton R. McFeely , Vijay Narayanan , Carlo A. Pignedoli , Joseph P. Shepard, Jr. , Sufi Zafar
发明人: Wanda Andreoni , Alessandro C. Callegari , Eduard A. Cartier , Alessandro Curioni , Christopher P. D'Emic , Evengi Gousev , Michael A. Gribelyuk , Paul C. Jamison , Rajarao Jammy , Dianne L. Lacey , Fenton R. McFeely , Vijay Narayanan , Carlo A. Pignedoli , Joseph P. Shepard, Jr. , Sufi Zafar
IPC分类号: H01L29/76 , H01L29/94 , H01L31/062 , H01L31/113 , H01L31/119
CPC分类号: H01L21/28176 , H01L29/4908 , H01L29/4966 , H01L29/513 , H01L29/517 , H01L29/6656 , H01L29/66575 , H01L29/66772 , H01L29/7833 , H01L29/78684
摘要: The present invention provides a gate stack structure that has high mobilites and low interfacial charges as well as semiconductor devices, i.e., metal oxide semiconductor field effect transistors (MOSFETs) that include the same. In the semiconductor devices, the gate stack structure of the present invention is located between the substrate and an overlaying gate conductor. The present invention also provides a method of fabricating the inventive gate stack structure in which a high temperature annealing process (on the order of about 800° C.) is employed. The high temperature anneal used in the present invention provides a gate stack structure that has an interface state density, as measured by charge pumping, of about 8×1010 charges/cm2 or less, a peak mobility of about 250 cm2/V-s or greater and substantially no mobility degradation at about 6.0×1012 inversion charges/cm2 or greater.
-
-
-
-