-
公开(公告)号：US08986804B2
公开(公告)日：2015-03-24
申请号：US13578129
申请日：2011-02-09
CPC分类号： B29D99/0003 , B64C3/185 , Y02T50/43 , Y10T156/10 , Y10T428/187 , Y10T428/192 , Y10T428/197 , Y10T428/24174 , Y10T428/24198 , Y10T428/24628
摘要： A narrow prepreg sheet 20N is bonded along a ridge C, and wide prepreg sheet 20W is bonded to other portions, whereby the wide prepreg sheet 20W having no cut line is bonded to both side portions of the ridge C.In a portion in which a spar 10 is curved, the narrow prepreg sheet 20N is bonded in an axial direction of the spar 10 while divided into plural pieces, and a length of the narrow prepreg sheet 20N is adjusted according to a radius of curvature of the curved portion in the axial direction of the spar 10, whereby various radii of curvature are easily dealt with.
摘要翻译： 窄的预浸薄片20N沿着脊C接合，并且将宽的预浸料片20W与其它部分接合，由此将没有切割线的宽的预浸料片20W接合到脊C的两侧部分。在其中 翼片10弯曲，窄预成型片20N沿着翼梁10的轴向接合而分成多个，并且根据弯曲部分在轴向上的曲率半径来调整窄预浸薄片20N的长度 翼梁10的方向，从而容易地处理各种曲率半径。
-
公开(公告)号：US20120187246A1
公开(公告)日：2012-07-26
申请号：US13353703
申请日：2012-01-19
摘要： A vent stringer 20 is formed by a pair of ribs 21 rising in the direction perpendicular to an inner surface 11a of a wing panel 11, and a cover 22 provided in the tip end portions of the ribs 21. With rivets 23 unexposed to an outer surface 1 lb of the wing panel 11, a spark is prevented from occurring in a fuel tank 30, which is provided in a main wing 10, through the rivet 23 at the time of a lightning strike. Formed by being machined integrally with the wing panel 11, the rib 21 is formed with high accuracy so as to match the curved shape of the wing panel 11. The cover 22 has only to be formed by curving a strap member so as to match the shapes of the wing panel 11 and the ribs 21.
摘要翻译： 排气纵梁20由在翼板11的内表面11a垂直的方向上上升的一对肋21和设置在肋21的前端部的盖22形成。铆钉23未暴露于外部 翼片11的表面1lb，在雷击时通过铆钉23防止在设置在主翼10中的燃料箱30中发生火花。 通过与翼板11一体地加工而形成，肋21被形成为具有与翼板11的弯曲形状相匹配的高精度。盖22仅通过弯曲带部件而形成，以便匹配 翼板11和肋21的形状。
-
公开(公告)号：US08229987B2
公开(公告)日：2012-07-24
申请号：US12281668
申请日：2007-03-05
CPC分类号： H03H15/023 , H03D7/125 , H03D7/16 , H03J2200/10
摘要： A direct sampling circuit and a receiver which carry out discrete time analog processing with a high degree of design freedom and are provided with a filter property which is achievable to comply with the receipt of a broad band signal. A plurality of discrete time analog processing circuits (101) are connected in parallel with each other, a gm value and a capacitance of a capacitor in each circuit system are set independently based on a prescribed condition, and an output signal obtained from each circuit system is synthesized by means of a buffer capacitor (102), so that an equivalently high-dimensional IIR filter can be put into practice.
摘要翻译： 一种直接采样电路和接收器，其以高度的设计自由度进行离散时间模拟处理，并具有能够符合宽带信号接收的滤波器特性。 多个离散时间模拟处理电路（101）彼此并联连接，每个电路系统中的电容器的gm值和电容被独立地基于规定条件设置，并且从每个电路系统获得的输出信号 通过缓冲电容器（102）合成，从而可以实现等效的高维IIR滤波器。
-
公开(公告)号：US08032094B2
公开(公告)日：2011-10-04
申请号：US12303936
申请日：2007-06-08
申请人： Yoshifumi Hosokawa , Katsuaki Abe , Kentaro Miyano
发明人： Yoshifumi Hosokawa , Katsuaki Abe , Kentaro Miyano
CPC分类号： H03H15/00 , G11C27/024 , H03D7/1441 , H03D7/1483 , H03D7/166
摘要： Provided is a discrete filter capable of adjusting the number of notches and the notch frequency and easily eliminating a particular frequency component. In a sampling mixer (100), a control signal generation unit (104) generates a plurality of control signals having the same frequency and different phases. A convolution capacity unit (110) integrates the discrete signals obtained by sampling reception signals by using convolution capacitors at a timing based on the control signals. The signals integrated by the convolution capacitors are successively emitted at the timing based on a control signal other than the control signals used for the integration timing. Cb (15) integrates the emitted discrete signals. Thus, by adjusting the number of the convolution capacitors arranged in parallel to one another and the capacitance of each of the convolution capacitors, it is possible to realize a sampling mixer capable of adjusting the number of notches and the notch frequency and easily eliminating a particular frequency component.
摘要翻译： 提供了能够调整陷波数和陷波频率并容易消除特定频率分量的离散滤波器。 在采样混频器（100）中，控制信号生成单元（104）产生具有相同频率和不同相位的多个控制信号。 卷积容量单元（110）通过在基于控制信号的定时使用卷积电容来对通过对接收信号进行采样而获得的离散信号进行积分。 由卷积电容器集成的信号基于除了用于积分定时的控制信号之外的控制信号的定时连续地发射。 Cb（15）集成了发射的离散信号。 因此，通过调整彼此并联布置的卷积电容器的数量和每个卷积电容器的电容，可以实现能够调节陷波数和陷波频率的采样混频器，并且容易地消除特定的 频率分量。
-
公开(公告)号：US07969210B2
公开(公告)日：2011-06-28
申请号：US12065674
申请日：2006-09-01
IPC分类号： H03B19/00
摘要： A master stage 101 comprises a differential circuit composed of transistors 1 and 2, a differential circuit composed of transistors 3 and 4, a differential circuit composed of transistors 5 and 6, a load circuit 7 (a first load circuit), a load circuit 8 (a second load circuit), and a current source transistor 9. The load circuit 7 (the first load circuit) is composed of an inductor 7A (a first inductor), an inductor 7B (a fifth inductor), and a capacity 7C (a first capacity). The inductor 7B and capacity 7C cooperates together in forming a parallel resonance circuit (a first LC parallel resonance circuit), while the parallel resonance circuit is connected in series to the inductor 7A.
摘要翻译： 主级101包括由晶体管1和2组成的差分电路，由晶体管3和4组成的差分电路，由晶体管5和6组成的差分电路，负载电路7（第一负载电路），负载电路8 （第二负载电路）和电流源晶体管9.负载电路7（第一负载电路）由电感器7A（第一电感器），电感器7B（第五电感器）和容量7C（ 第一容量）。 电感器7B和电容7C在形成并联谐振电路（第一LC并联谐振电路）时协同工作，而并联谐振电路与电感器7A串联连接。
-
公开(公告)号：US07783266B2
公开(公告)日：2010-08-24
申请号：US11576932
申请日：2005-10-06
CPC分类号： H03D7/12 , H03D7/1433 , H03D7/1441 , H03D7/1458 , H03D2200/0025 , H03D2200/0043 , H03D2200/009
摘要： When a power supply switch is turned on and an RF signal and an LO signal are input to a bipolar transistor, a mixed signal of both signals is output as an IF signal. When the power supply switch is turned off, the bipolar transistor operates as two diodes connected between a base terminal and an emitter terminal and between the base terminal and a collector terminal. When the IF signal and the LO signal are input, the input signals are mixed with each other by the diodes and the RF signal is output. Accordingly, one frequency conversion has a plus conversion gain and when bidirectional frequency conversion is performed by the use of one frequency converter, an external circuit such as a signal path switching switch is not necessary.
摘要翻译： 当电源开关接通并且RF信号和LO信号被输入到双极晶体管时，两个信号的混合信号被输出作为IF信号。 当电源开关关闭时，双极晶体管作为连接在基极端子和发射极端子之间以及基极端子与集电极端子之间的两个二极管工作。 当IF信号和LO信号被输入时，输入信号通过二极管相互混合并输出RF信号。 因此，一个频率转换具有正转换增益，并且当通过使用一个频率转换器执行双向频率转换时，不需要外部电路，例如信号路径切换开关。
-
公开(公告)号：US20100109746A1
公开(公告)日：2010-05-06
申请号：US12532530
申请日：2008-03-17
摘要： A sampling mixer includes TAs (transconductance amplifiers), an in-phase mixer section connected to the TA and the TA, an opposite-phase mixer section connected in parallel with the in-phase mixer section, and a signal generator for generating a control signal for the in-phase mixer section and the opposite-phase mixer section respectively. The IIR filter using signals that underwent a current conversion by using the different transconductances is constructed, so that the filter characteristic can be designed by a weighting of the transconductance in addition to a capacitance ratio. As a result, the wide-band filter characteristic and the band-pass filter characteristic can be obtained, and deterioration of the receiving sensitivity can be suppressed by designing the filter characteristic suitable for the radio communication system.
摘要翻译： 采样混频器包括TA（跨导放大器），连接到TA和TA的同相混频器部分，与同相混频器部分并联连接的反相混频器部分和用于产生控制信号的信号发生器 分别用于同相混合器部分和反相混合器部分。 构成使用通过使用不同的跨导进行电流转换的信号的IIR滤波器，从而除了电容比之外，可以通过加权跨导来设计滤波器特性。 结果，可以获得宽带滤波器特性和带通滤波器特性，并且可以通过设计适合于无线电通信系统的滤波特性来抑制接收灵敏度的劣化。
-
公开(公告)号：US20090270061A1
公开(公告)日：2009-10-29
申请号：US12094495
申请日：2006-11-22
CPC分类号： H03D7/125 , H03D2200/006
摘要： It is an object of the present invention to provide a sampling mixer and a receiver, capable of optimizing a sampling rate of an output signal in response to a fractional band of a modulation band with respect to an RF frequency of the received signal. A sampling mixer of the present invention, includes a history capacitor 6 for integrating a received signal that is converted in terms of current in a continuous time, rotation capacitors 7 to 14 for repeating an integration and a discharge of an input signal, a digital controller 104 for controlling integration periods of the rotation capacitors 7 to 14, and a controlling portion 105 for controlling discharges of the rotation capacitors 7 to 14, wherein the number of the rotation capacitors 7 to 14 connected at a time to a buffer capacitor 15 is switched in answer to a fractional band of the modulation band with respect to a RF frequency. As a result, the decimation ratio of the sampling rate can be varied, and the quantization noise generated in the AD conversion can be reduced.
摘要翻译： 本发明的目的是提供一种采样混频器和接收机，其能够响应于相对于接收信号的RF频率的调制频带的分数频带来优化输出信号的采样率。 本发明的采样混频器包括：历史电容器6，用于对连续时间中的电流进行转换的接收信号进行积分;旋转电容器7至14，用于重复输入信号的积分和放电;数字控制器 104，用于控制旋转电容器7至14的积分周期，以及用于控制旋转电容器7至14的放电的控制部分105，其中，一次连接到缓冲电容器15的旋转电容器7至14的数量被切换 响应于RF频率的调制频带的分数频带。 结果，可以改变采样率的抽取比，并且可以减少在AD转换中产生的量化噪声。
-
公开(公告)号：US20090257531A1
公开(公告)日：2009-10-15
申请号：US12373860
申请日：2007-10-15
CPC分类号： H03H15/00 , G11C27/024 , H03H19/00
摘要： The present invention has an object to provide a sampling filter apparatus and a wireless communication apparatus, which are capable of changing a filter characteristic without employing complex waveforms as control signals, and also, capable of performing filtering process operations without performing a decimation, while utilizing a wide frequency space. A sampling filter apparatus 100 includes a controller 140, a plurality of integrators 150 to 154, a plurality of switches 130, 160 to 164, 170 to 174, 180 to 184, and a plurality of voltage/current converters 120 to 123. An inputted current is stored in four pieces of integrators selected among the plurality of integrators 150 to 154 by one clock, and electric charges which have been stored from four preceding clocks up to one preceding clock are added to each other so as to output the added electric charges from the remaining one integrator. When electric charges are stored in the integrators 150 to 154 in each clock, since the inputted current is switched, the electric charges to be outputted can be weighted, and thus, a filter characteristic is changed.
摘要翻译： 本发明的目的是提供一种采样滤波器装置和无线通信装置，其能够在不使用复杂波形作为控制信号的情况下改变滤波器特性，并且还可以在不执行抽取的情况下执行滤波处理操作，同时利用 宽频率空间。 采样滤波器装置100包括控制器140，多个积分器150至154，多个开关130,160至164,170至174,180至184以及多个电压/电流转换器120至123.输入 将电流存储在多个积分器150至154中选择的四个积分器中一个时钟，并且从四个先前时钟直到一个先前时钟存储的电荷彼此相加，以便输出相加的电荷 从剩下的一个积分器。 当在每个时钟中积分器150至154中存储电荷时，由于输入的电流被切换，所以要输出的电荷可被加权，从而改变滤波器特性。
-
公开(公告)号：US08385874B2
公开(公告)日：2013-02-26
申请号：US12529900
申请日：2008-03-03
IPC分类号： H04B1/26
CPC分类号： H03D3/006 , H03D7/1441 , H03D7/1458 , H03D2200/006 , H03D2200/0084 , H03D2200/009 , H03M1/0682 , H03M1/124 , H04B1/30 , H04L25/0272
摘要： Provided are a direct sampling circuit and a receiver using a discrete time analog process and having a filter effect of a steep attenuation characteristic in a narrow-pass band without lowering a sampling rate. In a discrete time direct sampling circuit (13), the positive phase side and the inverse phase side are both sampled by a local signal for a differential current output of a differential voltage/current conversion unit (1011) and electric charge is accumulated in a charge sampling capacitor. The latest accumulated charge at the positive phase side and charge accumulated at the inverse phase side before a predetermined number of samples are combined with the charge accumulated in a history capacitor (1043) in the past. Thus, it is possible to realize equivalently high-degree FIR filter characteristic.
摘要翻译： 提供了直接采样电路和接收机，其使用离散时间模拟处理，并且具有在窄通带中具有陡峭衰减特性的滤波器效应，而不降低采样率。 在离散时间直接采样电路（13）中，通过用于差分电压/电流转换单元（1011）的差分电流输出的本地信号对正相侧和反相侧进行采样，并且电荷累积在 充电采样电容器。 过去在正相侧的最新累积电荷和在预定数量的采样之前的逆相位处累积的电荷与累积在历史电容器（1043）中的电荷组合。 因此，可以实现等效的高度FIR滤波器特性。
-
-
-
-
-
-
-
-
-
搜索结果
45 条记录 (耗时 0.024 秒)