Method to selectively grow phase change material inside a via hole
    1.
    发明授权
    Method to selectively grow phase change material inside a via hole 失效
    在通孔内选择性地生长相变材料的方法

    公开(公告)号:US08623734B2

    公开(公告)日:2014-01-07

    申请号:US13150559

    申请日:2011-06-01

    IPC分类号: H01L21/20

    摘要: An example embodiment is a method for filling a via hole with phase change material. The method steps include forming a bottom electrode in a substrate, depositing a dielectric layer above the bottom electrode, and forming a via hole within the dielectric layer down to a top surface of the bottom electrode. The substrate is heated to a reaction temperature and a first phase change material precursor is deposited within the via hole. The first precursor is configured to decompose on the top surface of the bottom electrode and chemisorb on a top surface of the dielectric layer at the reaction temperature. A second precursor is deposited within the via hole after the first precursor at least partially decomposes on the top surface of the bottom electrode.

    摘要翻译: 一个示例性实施例是用相变材料填充通孔的方法。 所述方法步骤包括在衬底中形成底部电极,在所述底部电极上沉​​积介电层,以及在所述电介质层内形成通孔至所述底部电极的顶表面。 将基板加热至反应温度,并且在通孔内沉积第一相变材料前体。 第一前体被配置为在反应温度下在底部电极的顶表面上和在电介质层的顶表面上分解化学吸附物。 在第一前体之后,第二前体沉积在通孔内,在底部电极的顶表面上至少部分分解。

    METHOD TO SELECTIVELY GROW PHASE CHANGE MATERIAL INSIDE A VIA HOLE
    2.
    发明申请
    METHOD TO SELECTIVELY GROW PHASE CHANGE MATERIAL INSIDE A VIA HOLE 失效
    在通孔内选择生长相变材料的方法

    公开(公告)号:US20120309159A1

    公开(公告)日:2012-12-06

    申请号:US13150559

    申请日:2011-06-01

    IPC分类号: H01L45/00

    摘要: An example embodiment is a method for filling a via hole with phase change material. The method steps include forming a bottom electrode in a substrate, depositing a dielectric layer above the bottom electrode, and forming a via hole within the dielectric layer down to a top surface of the bottom electrode. The substrate is heated to a reaction temperature and a first phase change material precursor is deposited within the via hole. The first precursor is configured to decompose on the top surface of the bottom electrode and chemisorb on a top surface of the dielectric layer at the reaction temperature. A second precursor is deposited within the via hole after the first precursor at least partially decomposes on the top surface of the bottom electrode.

    摘要翻译: 一个示例性实施例是用相变材料填充通孔的方法。 所述方法步骤包括在衬底中形成底部电极,在所述底部电极上沉​​积介电层,以及在所述电介质层内形成通孔至所述底部电极的顶表面。 将基板加热至反应温度,并且在通孔内沉积第一相变材料前体。 第一前体被配置为在反应温度下在底部电极的顶表面上和在电介质层的顶表面上分解化学吸附物。 在第一前体之后,第二前体沉积在通孔内,在底部电极的顶表面上至少部分分解。

    Single Crystal Phase Change Material
    7.
    发明申请
    Single Crystal Phase Change Material 审中-公开
    单晶相变材料

    公开(公告)号:US20110108792A1

    公开(公告)日:2011-05-12

    申请号:US12616492

    申请日:2009-11-11

    IPC分类号: H01L45/00 H01L21/28

    摘要: A method for fabricating a phase change memory (PCM) cell includes forming a dielectric layer over an electrode, the electrode comprising an electrode material; forming a via hole in the dielectric layer such that the via hole extends down to the electrode; and growing a single crystal of a phase change material on the electrode in the via hole. A phase change memory (PCM) cell includes an electrode comprising an electrode material; a dielectric layer over the electrode; a via hole in the dielectric layer; and a single crystal of a phase change material located in the via hole, the single crystal contacting the electrode at the bottom of the via hole.

    摘要翻译: 制造相变存储器(PCM)单元的方法包括在电极上形成电介质层,所述电极包括电极材料; 在电介质层中形成通孔,使得通孔向下延伸到电极; 以及在通孔中的电极上生长相变材料的单晶。 相变存储器(PCM)单元包括包括电极材料的电极; 电极上的电介质层; 介电层中的通孔; 以及位于通孔中的相变材料的单晶,单晶与通孔底部的电极接触。

    Vertical field effect transistor arrays and methods for fabrication thereof
    9.
    发明授权
    Vertical field effect transistor arrays and methods for fabrication thereof 有权
    垂直场效应晶体管阵列及其制造方法

    公开(公告)号:US08383501B2

    公开(公告)日:2013-02-26

    申请号:US13185055

    申请日:2011-07-18

    IPC分类号: H01L21/28

    CPC分类号: H01L21/823487 H01L27/088

    摘要: Vertical field effect transistor semiconductor structures and methods for fabrication of the vertical field effect transistor semiconductor structures provide an array of semiconductor pillars. Each vertical portion of each semiconductor pillar in the array of semiconductor pillars has a linewidth greater than a separation distance to an adjacent semiconductor pillar. Alternatively, the array may comprise semiconductor pillars with different linewidths, optionally within the context of the foregoing linewidth and separation distance limitations. A method for fabricating the array of semiconductor pillars uses a minimally photolithographically dimensioned pillar mask layer that is annularly augmented with at least one spacer layer prior to being used as an etch mask.

    摘要翻译: 垂直场效应晶体管半导体结构和用于制造垂直场效应晶体管半导体结构的方法提供半导体柱阵列。 半导体柱阵列中的每个半导体柱的每个垂直部分具有大于与相邻半导体柱的间隔距离的线宽。 或者,阵列可以包括具有不同线宽的半导体柱,任选地在上述线宽和间隔距离限制的上下文中。 用于制造半导体柱阵列的方法使用最小光刻尺寸的柱掩模层,其在被用作蚀刻掩模之前用至少一个间隔层环形增强。