SEMICONDUCTOR DEVICE AND METHOD OF WRITING DATA TO SEMICONDUCTOR DEVICE
    2.
    发明申请
    SEMICONDUCTOR DEVICE AND METHOD OF WRITING DATA TO SEMICONDUCTOR DEVICE 有权
    半导体器件及将数据写入半导体器件的方法

    公开(公告)号:US20120324310A1

    公开(公告)日:2012-12-20

    申请号:US13523969

    申请日:2012-06-15

    IPC分类号: H03M13/29 G06F21/24 G06F11/10

    摘要: A semiconductor device in related art has a problem that security at the time of writing data cannot be sufficiently assured. A semiconductor device of the present invention has: a unique code generating unit generating an initial unique code which is a value unique to a device and includes an error in a random bit; a first error correcting unit correcting an error in the initial unique code to generate an intermediate unique code; a second error correcting unit correcting an error in the intermediate unique code to generate a first determinate unique code; and a decrypting unit decrypting, with the first determinate unique code, transmission data obtained by encrypting confidential information with key information generated on the basis of the intermediate unique code by an external device to generate confidential information.

    摘要翻译: 相关技术的半导体器件具有无法充分确保写入数据时的安全性的问题。 本发明的半导体器件具有:唯一代码生成单元,其生成初始唯一代码,其是设备唯一的值,并且包括随机位中的错误; 第一纠错单元,校正所述初始唯一码中的错误以产生中间唯一码; 第二纠错单元,修正中间唯一码中的错误,以产生第一确定唯一码; 以及解密单元,利用所述第一确定唯一代码,通过由外部设备通过基于所述中间特征码产生的密钥信息对机密信息进行加密而获得的传输数据进行解密,以生成机密信息。

    Semiconductor device and method of writing data to semiconductor device
    3.
    发明授权
    Semiconductor device and method of writing data to semiconductor device 有权
    半导体器件及将数据写入半导体器件的方法

    公开(公告)号:US09026882B2

    公开(公告)日:2015-05-05

    申请号:US13523969

    申请日:2012-06-15

    IPC分类号: H03M13/00 H04L9/32

    摘要: A semiconductor device has: a unique code generating unit generating an initial unique code which is a value unique to a device and includes an error in a random bit; a first error correcting unit correcting an error in the initial unique code to generate an intermediate unique code; a second error correcting unit correcting an error in the intermediate unique code to generate a first determinate unique code; and a decrypting unit decrypting, with the first determinate unique code, transmission data obtained by encrypting confidential information with key information generated on the basis of the intermediate unique code by an external device to generate confidential information.

    摘要翻译: 半导体器件具有:唯一代码生成单元,其生成初始唯一代码,其是设备唯一的值,并且包括随机位中的错误; 第一纠错单元,校正所述初始唯一码中的错误以产生中间唯一码; 第二纠错单元,修正中间唯一码中的错误,以产生第一确定唯一码; 以及解密单元,利用所述第一确定唯一代码,通过由外部设备通过基于所述中间特征码产生的密钥信息对机密信息进行加密而获得的传输数据进行解密,以生成机密信息。

    CRYPTOGRAPHIC COMMUNICATION SYSTEM AND CRYPTOGRAPHIC COMMUNICATION METHOD
    5.
    发明申请
    CRYPTOGRAPHIC COMMUNICATION SYSTEM AND CRYPTOGRAPHIC COMMUNICATION METHOD 有权
    CRYPTOGRAPHIC通信系统和CRYPTOGRAPHIC通信方法

    公开(公告)号:US20120321077A1

    公开(公告)日:2012-12-20

    申请号:US13495064

    申请日:2012-06-13

    IPC分类号: H04L9/08

    摘要: Provided is a cryptographic communication system including a first semiconductor device and a second semiconductor device. The first semiconductor device includes a common key generation unit that generates a common key CK(a) by using a unique code UC(a) and correction data CD(a), and an encryption unit that encrypts the common key CK(a) generated in the common key generation unit by using a public key PK(b) of the second semiconductor device. The second semiconductor device includes a secret key generation unit that generates a secret key SK(b) by using a unique code UC(b) and correction data CD(b), and a decryption unit that decrypts the common key CK(a) encrypted in the encryption unit by using the secret key SK(b).

    摘要翻译: 提供了包括第一半导体器件和第二半导体器件的密码通信系统。 第一半导体装置包括通过使用唯一码UC(a)和校正数据CD(a)来生成公共密钥CK(a)的公共密钥生成单元,以及对生成的公共密钥CK(a)进行加密的加密单元 通过使用第二半导体器件的公开密钥PK(b)在公共密钥生成单元中。 第二半导体装置包括通过使用唯一码UC(b)和校正数据CD(b)来生成秘密密钥SK(b)的秘密密钥生成单元,以及解密单元,对公共密钥CK(a)进行加密 在密码单元中使用秘密密钥SK(b)。

    Read only memory with a data compression system
    9.
    发明授权
    Read only memory with a data compression system 失效
    只读存储器与数据压缩系统

    公开(公告)号:US5530826A

    公开(公告)日:1996-06-25

    申请号:US160752

    申请日:1993-12-03

    CPC分类号: G06T9/00 G11C8/20

    摘要: In a read only memory, compression data of original data are stored in a storage unit, a read address which is given from the outside in order to read original data is converted into a storage address of the compression data in the storage unit which corresponds to the original data, the compression data which is read out in accordance with the converted storage address is expanded to restore the original data, and the restored original data is read out to the outside. In order to make it difficult for an unauthorized person to use the ROM, dummy address conversion data are mixed with address conversion data.

    摘要翻译: 在只读存储器中,原始数据的压缩数据被存储在存储单元中,从外部给出的用于读取原始数据的读取地址被转换成存储单元中的压缩数据的存储地址 原始数据,根据转换的存储地址读出的压缩数据被扩展以恢复原始数据,并将恢复的原始数据读出到外部。 为了使未经授权的人员难以使用ROM,将虚拟地址转换数据与地址转换数据混合。

    Computer system including address driven program interrupt system
    10.
    发明授权
    Computer system including address driven program interrupt system 失效
    计算机系统包括地址驱动程序中断系统

    公开(公告)号:US4742452A

    公开(公告)日:1988-05-03

    申请号:US904838

    申请日:1986-09-09

    申请人: Masayuki Hirokawa

    发明人: Masayuki Hirokawa

    CPC分类号: G06F9/4812 G06F11/25

    摘要: A computer system, such as a microprocessor-based computer system, which includes a program supervisory device for interrupting operations of the central processing unit of the computer system at any designated address, even in a case where the central processing unit has an instruction advance reading function. The interrupt address is stored in a register. A comparator outputs a coincidence signal when the interrupt address coincides with the current address supplied to the system memory. At that time, a multiplexer disposed in the system data bus disconnects the central processing unit from the memory and reconnects it via the system data bus to a register in which there has been prestored an interrupt or other instruction.

    摘要翻译: 一种计算机系统,例如基于微处理器的计算机系统,其包括用于在任何指定地址中断计算机系统的中央处理单元的操作的程序监控装置,即使在中央处理单元具有指令提前阅读的情况下 功能。 中断地址存储在寄存器中。 当中断地址与提供给系统存储器的当前地址一致时,比较器输出一致信号。 此时,设置在系统数据总线中的多路复用器将中央处理单元与存储器断开,并通过系统数据总线将其重新连接到已经预存了中断或其他指令的寄存器中。