利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

15 条记录 (耗时 0.016 秒)

    Method and apparatus for handling snoops in multiprocessor caches having internal buffer queues
    1.
    发明授权
    Method and apparatus for handling snoops in multiprocessor caches having internal buffer queues 失效
    用于在具有内部缓冲区队列的多处理器高速缓存中处理侦听的方法和装置

    公开(公告)号：US5652859A

    公开(公告)日：1997-07-29

    申请号：US516421

    申请日：1995-08-17

    申请人： Dean Mulla ,  Sorin Iacobovici

    发明人： Dean Mulla ,  Sorin Iacobovici

    IPC分类号： G06F12/08 ,  G06F12/00

    CPC分类号： G06F12/0831

    摘要： A method and apparatus for snooping both cache memory and associated buffer queues in a cache subsystem arrangement. Since there are usually several requests for cache data being handled at any given time under high performance operation of multiple processors, a cache arrangement includes at least one buffer queue for storing the address of the cache data line and the status of the cache data line, which facilitate keeping track of the data requests and handling them efficiently. In response to a snoop request, a snoop address is compared to the address stored in the buffer queue so as to provide a positive comparison result if the snoop address matches the address stored in the buffer queue, thereby indicating a snoop hit condition. The buffer queue of the cache arrangement further has a snoop hit bit for storing a record of the positive comparison result that indicates the snoop hit condition. Even if there is still a pending transaction involving the buffer queue, the snoop request of the cache is satisfied once the comparison result has been stored in the snoop hit bit of the buffer queue, thereby keeping the cache high performance for local code while at the same time providing efficient support for snoop requests.

    摘要翻译： 一种用于在高速缓存子系统布置中窥探缓存存储器和相关联的缓冲器队列的方法和装置。 由于在多个处理器的高性能操作下，在任何给定时间处理高速缓存数据通常需要多个请求，所以高速缓存装置包括用于存储高速缓存数据线的地址和高速缓存数据线的状态的至少一个缓冲器队列， 这有助于跟踪数据请求并有效地处理它们。 响应于窥探请求，将窥探地址与存储在缓冲器队列中的地址进行比较，以便如果窥探地址与存储在缓冲器队列中的地址匹配，则提供肯定的比较结果，从而指示窥探命中条件。 高速缓存装置的缓冲器队列还具有窥探命中位，用于存储指示窥探命中条件的肯定比较结果的记录。 即使仍然存在涉及缓冲区队列的待处理事务，一旦将比较结果存储在缓冲区队列的窥探命中中，缓存的窥探请求便被满足，从而保持高速缓存本地代码的性能。 同时为窥探请求提供有效的支持。

    Cache arrangement including coalescing buffer queue for non-cacheable data
    2.
    发明授权
    Cache arrangement including coalescing buffer queue for non-cacheable data 失效
    缓存排列包括用于非可缓存数据的合并缓冲区队列

    公开(公告)号：US5664148A

    公开(公告)日：1997-09-02

    申请号：US515551

    申请日：1995-08-17

    申请人： Dean Mulla ,  Sorin Iacobovici

    发明人： Dean Mulla ,  Sorin Iacobovici

    IPC分类号： G06F12/08

    CPC分类号： G06F12/0888

    摘要： An apparatus including a cache subsystem arrangement for efficient management of input/output operations and of memory shared by processors in a multiprocessor system. The apparatus includes a central processing unit, an input/output device such as a network device or a display device for example, and the cache arrangement, which includes a coalescing buffer coupled with the data processing unit for receiving non-cacheable data from the processing unit. The non-cacheable data is combined in the coalescing buffer into non-cacheable data blocks. A system bus is coupled with the buffer and the input/output device for storing the non-cacheable data blocks to the input/output device. By combining the non-cacheable data before storage to the input/output device, the coalescing buffer provides higher performance in the multiprocessor system, since fewer bus transactions are issued for serial store operations and more stores can complete in a given amount of time than if they were issued singly on the bus. This is particularly advantageous in the multiprocessing system since multiple processors must compete for limited bus transaction bandwidth.

    摘要翻译： 一种包括用于有效管理输入/输出操作和由多处理器系统中的处理器共享的存储器的高速缓存子系统装置的装置。 该装置包括中央处理单元，例如网络设备或显示设备的输入/输出设备，以及高速缓存布置，其包括与数据处理单元耦合的聚结缓冲器，用于从处理接收不可缓存的数据 单元。 非可缓存数据在合并缓冲器中组合成非可缓存数据块。 系统总线与缓冲器和输入/输出设备耦合，用于将不可缓存的数据块存储到输入/输出设备。 通过将存储前的不可缓存数据与输入/输出设备相结合，合并缓冲区在多处理器系统中提供更高的性能，因为为串行存储操作发出更少的总线事务，并且更多的存储可以在给定的时间量内完成，如 他们在公共汽车上单独发行。 这在多处理系统中是特别有利的，因为多个处理器必须竞争有限的总线事务带宽。

    Computing system feature activation mechanism
    4.
    发明授权
    Computing system feature activation mechanism 有权
    计算系统功能激活机制

    公开(公告)号：US08769295B2

    公开(公告)日：2014-07-01

    申请号：US11195105

    申请日：2005-08-01

    申请人： Dean Mulla ,  Rahul Khanna ,  Keith R. Pflederer

    发明人： Dean Mulla ,  Rahul Khanna ,  Keith R. Pflederer

    IPC分类号： G06F21/00 ,  G06F21/31 ,  G06F21/10

    CPC分类号： G06F21/31 ,  G06F21/10 ,  G06F21/73

    摘要： Embodiments of the invention are generally directed to apparatuses, methods, and systems for a computing system feature activation mechanism. In an embodiment, a computing system receives a remotely generated feature activation information. The computing system compares the remotely generated feature activation information with a built-in feature activation mechanism. In an embodiment, a feature of the computing system is activated if the remotely generated feature activation information matches the built-in feature activation mechanism. Other embodiments are described and claimed.

    摘要翻译： 本发明的实施例一般涉及用于计算系统特征激活机制的装置，方法和系统。 在一个实施例中，计算系统接收远程产生的特征激活信息。 计算系统将远程生成的特征激活信息与内置的特征激活机制进行比较。 在一个实施例中，如果远程生成的特征激活信息与内置特征激活机制匹配，则激活计算系统的特征。 描述和要求保护其他实施例。

    MASTER SLAVE QPI PROTOCOL FOR COORDINATED IDLE POWER MANAGEMENT IN GLUELESS AND CLUSTERED SYSTEMS
    5.
    发明申请
    MASTER SLAVE QPI PROTOCOL FOR COORDINATED IDLE POWER MANAGEMENT IN GLUELESS AND CLUSTERED SYSTEMS 审中-公开
    用于协调无障碍和集群系统中的空闲电源管理的主从QPI协议

    公开(公告)号：US20130311804A1

    公开(公告)日：2013-11-21

    申请号：US13994294

    申请日：2012-04-30

    申请人： Vivek Garg ,  Krishnakanth KK Sistla ,  Robert Rob Blankenship ,  Dean Mulla ,  Daniel Dan Borkowski ,  Shaun Conrad ,  Ganapati Gans Srinivasa

    发明人： Vivek Garg ,  Krishnakanth KK Sistla ,  Robert Rob Blankenship ,  Dean Mulla ,  Daniel Dan Borkowski ,  Shaun Conrad ,  Ganapati Gans Srinivasa

    IPC分类号： G06F1/32

    CPC分类号： G06F1/3203 ,  G06F1/3234 ,  Y02D50/20

    摘要： Methods, apparatus, and systems for implementing coordinated idle power management in glueless and clustered systems. Components for facilitating coordination of package idle power state between sockets in a glueless system such as a server platform include a master entity in one socket (i.e., processor) and a slave entity in each socket participating in the power management coordination. Each slave collects idle status inputs from various sources and when the socket cores are sufficiently idle, it makes a request to the master to enter a deeper idle power state. The master coordinates global power management operations in response to the slave requests, including broadcasting a command with a target latency to all of the slaves to allow the processors to enter reduced power (i.e., idle) states in a coordinated manner. Communications between the entities is facilitated using messages transported over existing interconnects and corresponding protocols, enabling the benefits associated with the disclosed embodiments to be implemented using existing designs.

    摘要翻译： 在无缝和集群系统中实现协调空闲电源管理的方法，设备和系统。 在诸如服务器平台的无胶纸系统中的用于促进协调包间歇功率状态的组件包括一个插座（即，处理器）中的主实体和参与电力管理协调的每个插座中的从实体。 每个从机从各种来源收集空闲状态输入，当插座内核足够空闲时，它要求主机进入更深的空闲电源状态。 主机响应于从机请求来协调全局功率管理操作，包括向所有从机广播具有目标延迟的命令，以允许处理器以协调的方式进入降低的功率（即空闲）状态。 使用通过现有互连和相应协议传输的消息来促进实体之间的通信，从而能够使用现有设计实现与公开的实施例相关联的益处。

    Dynamically Adjusting Power Of Non-Core Processor Circuitry
    6.
    发明申请
    Dynamically Adjusting Power Of Non-Core Processor Circuitry 审中-公开
    动态调整非核心处理器电路的功率

    公开(公告)号：US20130179716A1

    公开(公告)日：2013-07-11

    申请号：US13780052

    申请日：2013-02-28

    申请人： Krishnakanth Sistla ,  Dean Mulla ,  Vivek Garg ,  Mark Rowland ,  Suresh Doraiswamy ,  Ganapati Srinivasa ,  Jeffrey D. Gilbert

    发明人： Krishnakanth Sistla ,  Dean Mulla ,  Vivek Garg ,  Mark Rowland ,  Suresh Doraiswamy ,  Ganapati Srinivasa ,  Jeffrey D. Gilbert

    IPC分类号： G06F1/32

    CPC分类号： G06F1/324 ,  G06F13/4022 ,  Y02D10/126

    摘要： In one embodiment, the present invention includes a multicore processor having a variable frequency domain including a plurality of cores and at least a portion of non-core circuitry of the processor. This non-core portion can include a cache memory, a cache controller, and an interconnect structure. In addition to this variable frequency domain, the processor can further have a fixed frequency domain including a power control unit (PCU). This unit may be configured to cause a frequency change to the variable frequency domain without draining the non-core portion of pending transactions. Other embodiments are described and claimed.

    摘要翻译： 在一个实施例中，本发明包括具有包括多个核心的可变频域和该处理器的至少一部分非核心电路的多核处理器。 该非核心部分可以包括高速缓冲存储器，高速缓存控制器和互连结构。 除了该可变频域之外，处理器还可以具有包括功率控制单元（PCU）的固定频域。 该单元可以被配置为引起对可变频域的频率改变，而不会排除待处理事务的非核心部分。 描述和要求保护其他实施例。

    Computing system feature activation mechanism
    9.
    发明申请
    Computing system feature activation mechanism 有权
    计算系统功能激活机制

    公开(公告)号：US20070039054A1

    公开(公告)日：2007-02-15

    申请号：US11195105

    申请日：2005-08-01

    申请人： Dean Mulla ,  Rahul Khanna ,  Keith Pflederer

    发明人： Dean Mulla ,  Rahul Khanna ,  Keith Pflederer

    IPC分类号： H04N7/16

    CPC分类号： G06F21/31 ,  G06F21/10 ,  G06F21/73

    摘要： Embodiments of the invention are generally directed to apparatuses, methods, and systems for a computing system feature activation mechanism. In an embodiment, a computing system receives a remotely generated feature activation information. The computing system compares the remotely generated feature activation information with a built-in feature activation mechanism. In an embodiment, a feature of the computing system is activated if the remotely generated feature activation information matches the built-in feature activation mechanism. Other embodiments are described and claimed.

    摘要翻译： 本发明的实施例一般涉及用于计算系统特征激活机制的装置，方法和系统。 在一个实施例中，计算系统接收远程产生的特征激活信息。 计算系统将远程生成的特征激活信息与内置的特征激活机制进行比较。 在一个实施例中，如果远程生成的特征激活信息与内置特征激活机制匹配，则激活计算系统的特征。 描述和要求保护其他实施例。