摘要:
A microprocessor includes the capability to service at least one debug exception and an I/O trap generated during execution of a single instruction. After executing each instruction, the microprocessor determines whether a debug exception and an I/O trap occurred. If at least one debug exception and an I/O trap exist, then the microprocessor determines an active status for the debug exception. The microprocessor stores the contents of internal registers, constituting a state of the microprocessor, to memory, and latches a breakpoint status for the debug exception in a public debug status register. The breakpoint status is preserved by copying the breakpoint status to a private debug status register. The microprocessor services the I/O trap by executing a SMM handler, an upon returning from the SMM handler, the state of the microprocessor is restored. If the I/O trap serviced requires instruction restart, then the state of the microprocessor is adjusted to re-execute the instruction. The microprocessor copies the breakpoint status, stored in the private debug status register, to the public debug status register when the I/O trap does not require instruction restart. The debug exception is subsequently serviced by executing an INT1 handler.
摘要:
A method for lubricating an axle assembly can include: coupling a pair of tapered roller bearing to opposite ends of a differential housing; placing the differential housing into a carrier housing assembly such that the tapered roller bearings support the differential housing on the carrier housing assembly for rotation about a first axis; collecting a lubricant proximate a side of one of the tapered roller bearings opposite the differential housing; and rotating the differential housing about the first axis to cause the one of the tapered roller bearings to move a portion of the collected lubricant through the differential housing. A related axle assembly is also provided.
摘要:
A computer system is provided for monitoring the activity of a bus controller of a processor and responsive thereto for controlling the power consumption of a target controller such as a memory controller coupled to the bus controller. The computer system includes a bus, a processor having a bus controller coupled to the bus, and a bus activity monitor, coupled to the bus controller, generating a bus activity signal indicative of activity in the bus controller. The computer system also includes a target controller, coupled to the bus controller, for controlling the exchange of information between the processor and a target circuit. The target controller has an input for receiving a sequencing signal. The computer system additionally includes a power management circuit for controlling a power consumption of the target controller. The power management circuit has an input for receiving the bus activity signal and, an output for generating the sequencing signal in response to the bus activity signal.
摘要:
A weldment in which a first component defines a bore, a second component is received in the bore and a weld is employed to couple the second component to the first component. The first component has an isolation pocket formed about the bore such that an annular projection having an annular collar portion is formed. The isolation pocket is sized and positioned relative to the weld such that the annular collar portion is deflected about the base into a position that is radially inwardly from a position of the annular collar portion prior to the formation of the weld such that the isolation pocket controls axial shrinkage associated with the formation and cooling of the weld.
摘要:
A method and apparatus for operating an integrated in a reduced-power consumption state are described. The apparatus comprises power-reduction logic which, to place the integrated circuit in the reduced-power consumption state, gates a clock signal to both first and second sets of functional units within the integrated circuit. The first set of functional units is distinguished in that it is required to perform cache coherency operations within integrated circuit. The apparatus includes an input which is coupled to receive a signal indicating a memory access, to a memory resource accessible by the integrated circuit, by a further device external to the integrated circuit. In response to the assertion of this signal, the power-reduction logic propagates the clock signal to the first set of functional units, to enable this set of functional units to perform a cache coherency operation which may be necessitated by the memory access by the external device.
摘要:
A method for lubricating an axle assembly can include: coupling a pair of tapered roller bearing to opposite ends of a differential housing; placing the differential housing into a carrier housing assembly such that the tapered roller bearings support the differential housing on the carrier housing assembly for rotation about a first axis; collecting a lubricant proximate a side of one of the tapered roller bearings opposite the differential housing; and rotating the differential housing about the first axis to cause the one of the tapered roller bearings to move a portion of the collected lubricant through the differential housing. A related axle assembly is also provided.
摘要:
A method for customizing a bearing bore in a housing so that the bearing assembly will transmit load in a desired manner over a predetermined range of operating temperatures.
摘要:
An apparatus and method for reducing power consumption in a processor front end are provided. The processor includes an instruction cache, a TLB, and a branch predictor. For sequential code execution, the instruction cache is disabled unless the next instruction fetch will cross a cache line boundary, thus reducing unnecessary accesses to the instruction cache. The TLB is disabled unless the next instruction fetch will cross a page boundary, thus reducing unnecessary TLB look-ups. For code branching, the branch predictor is configured to include, for each target address, an indication of whether the target address is in the same page as the corresponding branch address. When a branch occurs so as to cause access to a given entry in the branch predictor, the TLB is disabled if the target address is in the same page as the branch address.
摘要:
In accordance with an embodiment of the invention, unused data bits are set to a preferred value, either zero or one, depending on the circuit used to read the data. With the unused data bits set to the preferred value the precharge is not discharged during the data read operation. Not discharging the precharge allows power to be saved in the subsequent precharge and read operation.
摘要:
A weldment in which a first component defines a bore, a second component is received in the bore and a weld is employed to couple the second component to the first component. The first component has an isolation pocket formed about the bore such that an annular projection having an annular collar portion is formed. The isolation pocket is sized and positioned relative to the weld such that the annular collar portion is deflected about the base into a position that is radially inwardly from a position of the annular collar portion prior to the formation of the weld such that the isolation pocket controls axial shrinkage associated with the formation and cooling of the weld.