-
公开(公告)号：US20180113816A1
公开(公告)日：2018-04-26
申请号：US15784403
申请日：2017-10-16
Applicant: Infineon Technologies AG
Inventor： Frank Hellwig , Glenn Ashley Farrall , Gerhard Wirrer
CPC classification number: G06F12/145 , G06F12/063 , G06F12/1441 , G06F12/1491 , G06F21/53 , G06F21/6272 , G06F2212/1052 , G06F2212/151
Abstract: A memory protector is configured to evaluate access requests referring to a memory address space. The access requests comprise address parameters referring to addresses of the memory address space. The memory protector comprises an address evaluator, an address results combiner, and a data register. The address evaluator is configured to evaluate whether the address parameters refer to address ranges of a set of address ranges and is configured to provide results regarding the address ranges. The address results combiner is configured to combine results provided by the address evaluator depending on access protection groups to which the address ranges are mapped to. The memory protector is configured to provide access grant results based on combinations provided by the address results combiner. The data register is configured to store data concerning the set of address ranges and concerning a mapping of the address ranges to the access protection groups.
-
公开(公告)号：US20210243257A1
公开(公告)日：2021-08-05
申请号：US17233894
申请日：2021-04-19
Applicant: Infineon Technologies AG
Inventor： Frank Hellwig , Glenn Ashley Farrall , Gerhard Wirrer
IPC: H04L29/08 , G06F9/455 , G06F9/48 , H04L12/931 , G06F13/24
Abstract: A service request interrupt router having an interrupt controller mapped to an Interrupt Service Provider (ISP) having virtual ISPs; Service Request Nodes (SRNs) configured to convert respective interrupt signals to corresponding service requests, wherein each of the SRNs is configured to direct its service request to one of the virtual ISPs; and an arbitrator configured to arbitrate among the virtual ISPs in a time-multiplexed sequence or round-robin manner, and for each of the virtual ISPs, to arbitrate which of the service requests directed thereto has a highest priority.
-
公开(公告)号：US11544103B2
公开(公告)日：2023-01-03
申请号：US17038183
申请日：2020-09-30
Applicant: Infineon Technologies AG
Inventor： Gerhard Wirrer , Frank Hellwig , Varun Kumar
Abstract: A data processing device is described including one or more processors implementing a plurality of data processing entities, one or more software interrupt nodes and an access register for each software interrupt node. The access register specifies which one or more data processing entities of the plurality of data processing entities is/are each allowed to, as interrupt source data processing entity, trigger an interrupt service request on the software interrupt node for another one of the plurality of data processing entities as an interrupt target processing entity. Each software interrupt node is configured to forward an interrupt service request triggered by an interrupt source data processing entity which is allowed to trigger an interrupt service request on the software interrupt node to an interrupt target processing entity.
-
公开(公告)号：US20210103464A1
公开(公告)日：2021-04-08
申请号：US17038183
申请日：2020-09-30
Applicant: Infineon Technologies AG
Inventor： Gerhard Wirrer , Frank Hellwig , Varun Kumar
Abstract: A data processing device is described including one or more processors implementing a plurality of data processing entities, one or more software interrupt nodes and an access register for each software interrupt node. The access register specifies which one or more data processing entities of the plurality of data processing entities is/are each allowed to, as interrupt source data processing entity, trigger an interrupt service request on the software interrupt node for another one of the plurality of data processing entities as an interrupt target processing entity. Each software interrupt node is configured to forward an interrupt service request triggered by an interrupt source data processing entity which is allowed to trigger an interrupt service request on the software interrupt node to an interrupt target processing entity.
-
Patent Agency Ranking
公开(公告)号：US10372630B2
公开(公告)日：2019-08-06
申请号：US15784403
申请日：2017-10-16
Applicant: Infineon Technologies AG
Inventor： Frank Hellwig , Glenn Ashley Farrall , Gerhard Wirrer
Abstract: A memory protector is configured to evaluate access requests referring to a memory address space. The access requests comprise address parameters referring to addresses of the memory address space. The memory protector comprises an address evaluator, an address results combiner, and a data register. The address evaluator is configured to evaluate whether the address parameters refer to address ranges of a set of address ranges and is configured to provide results regarding the address ranges. The address results combiner is configured to combine results provided by the address evaluator depending on access protection groups to which the address ranges are mapped to. The memory protector is configured to provide access grant results based on combinations provided by the address results combiner. The data register is configured to store data concerning the set of address ranges and concerning a mapping of the address ranges to the access protection groups.
-
公开(公告)号：US10248595B2
公开(公告)日：2019-04-02
申请号：US15673943
申请日：2017-08-10
Applicant: Infineon Technologies AG
Inventor： Frank Hellwig , Gerhard Wirrer , Glenn Farrall , Neil Hastie
Abstract: An interrupt interface of a central processing unit (CPU) comprises a bus with a plurality of interfaces to various components of the CPU. These components can include a memory that includes instructions to execute operations of a processor component, a plurality of virtual machines (VMs) and a virtual machine monitor (VMM)/hypervisor configured to execute the plurality of VMs. The processor can receive interrupt requests (interrupt) as service requests in parallel, which can be executed by the VMM or any one or more of the plurality of VMs to execute VM applications on a dedicated instance of a guest operating system for a task. The processor can further determine whether to grant an interrupt request to the VMM and the VMs based on predetermined criteria, including a current task priority, a pending interrupt priority, or an interrupt enable, associated with the current status of each of the component.
-
公开(公告)号：US20190050356A1
公开(公告)日：2019-02-14
申请号：US15673943
申请日：2017-08-10
Applicant: Infineon Technologies AG
Inventor： Frank Hellwig , Gerhard Wirrer , Glenn Farrall , Neil Hastie
Abstract: An interrupt interface of a central processing unit (CPU) comprises a bus with a plurality of interfaces to various components of the CPU. These components can include a memory that includes instructions to execute operations of a processor component, a plurality of virtual machines (VMs) and a virtual machine monitor (VMM)/hypervisor configured to execute the plurality of VMs. The processor can receive interrupt requests (interrupt) as service requests in parallel, which can be executed by the VMM or any one or more of the plurality of VMs to execute VM applications on a dedicated instance of a guest operating system for a task. The processor can further determine whether to grant an interrupt request to the VMM and the VMs based on predetermined criteria, including a current task priority, a pending interrupt priority, or an interrupt enable, associated with the current status of each of the component.
-
公开(公告)号：US10992750B2
公开(公告)日：2021-04-27
申请号：US15872216
申请日：2018-01-16
Applicant: Infineon Technologies AG
Inventor： Frank Hellwig , Glenn Ashley Farrall , Gerhard Wirrer
Abstract: A service request interrupt router having an interrupt controller mapped to an Interrupt Service Provider (ISP) having virtual ISPs; Service Request Nodes (SRNs) configured to convert respective interrupt signals to corresponding service requests, wherein each of the SRNs is configured to direct its service request to one of the virtual ISPs; and an arbitrator configured to arbitrate among the virtual ISPs in a time-sliced manner, and for each of the virtual ISPs, to arbitrate which of the service requests directed thereto has a highest priority.
-
公开(公告)号：US20190222645A1
公开(公告)日：2019-07-18
申请号：US15872216
申请日：2018-01-16
Applicant: Infineon Technologies AG
Inventor： Frank Hellwig , Glenn Ashley Farrall , Gerhard Wirrer
IPC: H04L29/08 , G06F9/455 , H04L12/931
CPC classification number: H04L67/1097 , G06F9/45558 , G06F2009/45591 , G06F2009/45595 , H04L49/356
Abstract: A service request interrupt router having an interrupt controller mapped to an Interrupt Service Provider (ISP) having virtual ISPs; Service Request Nodes (SRNs) configured to convert respective interrupt signals to corresponding service requests, wherein each of the SRNs is configured to direct its service request to one of the virtual ISPs; and an arbitrator configured to arbitrate among the virtual ISPs in a time-sliced manner, and for each of the virtual ISPs, to arbitrate which of the service requests directed thereto has a highest priority.
-
-
-
-
-
-
-
-
Search Results
9
records
(took 0.015 seconds)
