公开(公告)号：US20230101654A1

公开(公告)日：2023-03-30

申请号：US17484955

申请日：2021-09-24

Applicant: Intel Corporation

Inventor： Carlos Nava Rodriguez ,  Yoav Harel ,  Joydeep Ray ,  Abhishek R. Appu ,  Vamsee Vardhan Chivukula ,  Benjamin R. Pletcher

IPC: G06T15/00 ,  G06T1/20 ,  G06F13/16

Abstract: Dynamic routing of texture-load in graphics processing is described. An example of a processor includes one or more processing resources, the one or more processing resources to load a message including a texture load; a texture sampler and a data port; and a message router to route the texture load to a destination, wherein the destination may be either the texture sampler or the data port; wherein the message router includes arbitration circuitry to select the destination for the texture load, the arbitration circuitry to base selection of the destination at least in part on support by the data port for a format of a memory surface for the texture load; and a utilization metric for the data port representing availability of the data port.

公开(公告)号：US20230094696A1

公开(公告)日：2023-03-30

申请号：US17484060

申请日：2021-09-24

Applicant: Intel Corporation

Inventor： Carlos Nava Rodriguez ,  Jonathan Hersh ,  Aditi Gautam ,  Yoav Harel ,  Benjamin Pletcher ,  Michael Apodaca

IPC: G06T15/00 ,  G06F12/0895 ,  G06T1/60

Abstract: Embodiments described herein are generally directed to a local cache structure within a shared function of a 3D pipeline that facilitates efficient caching of resource state. In an example, the cache structure is maintained within a sub-core of a GPU. The local cache structure includes (i) an SC having entries each containing a state of a binded resource, and (ii) a DSAT having entries each containing an index into the SC. The DSAT is tagged by SBTO values representing addresses of entries of a binding table. A request, including information indicative of an SBTO pointing to an entry within the binding table, is received for a state of a particular binded resource being accessed by a shared function of the 3D pipeline. Based on the SBTO and during a single access to the cache structure, a determination is made regarding whether the state of the particular binded resource is present.

公开(公告)号：US12288284B2

公开(公告)日：2025-04-29

申请号：US17484955

申请日：2021-09-24

Applicant: Intel Corporation

Inventor： Carlos Nava Rodriguez ,  Yoav Harel ,  Joydeep Ray ,  Abhishek R. Appu ,  Vamsee Vardhan Chivukula ,  Benjamin R. Pletcher

IPC: G06T1/20 ,  G06F13/16 ,  G06T1/60 ,  G06T15/00

Abstract: Dynamic routing of texture-load in graphics processing is described. An example of a processor includes one or more processing resources, the one or more processing resources to load a message including a texture load; a texture sampler and a data port; and a message router to route the texture load to a destination, wherein the destination may be either the texture sampler or the data port; wherein the message router includes arbitration circuitry to select the destination for the texture load, the arbitration circuitry to base selection of the destination at least in part on support by the data port for a format of a memory surface for the texture load; and a utilization metric for the data port representing availability of the data port.

公开(公告)号：US10983581B2

公开(公告)日：2021-04-20

申请号：US15859598

申请日：2017-12-31

Applicant: Intel Corporation

Inventor： Sanjeev Jahagirdar ,  Altug Koker ,  Yoav Harel ,  Kenneth Brand ,  Chandra Gurram ,  Eric Finley ,  Bhushan Borole ,  Carlos Nava Rodriguez

IPC: G06F1/32 ,  G06F1/324 ,  G06F1/3212 ,  G06F1/3234

Abstract: Methods and apparatus relating to techniques for resource load balancing based on usage and/or power limits are described. In an embodiment, resource load balancing logic causes a first resource of a processor to operate at a first frequency and a second resource of the processor to operate at a second frequency. Memory stores a plurality of frequency values. The resource load balancing logic also selects the first frequency and the second frequency based on the stored plurality of frequency values. Operation of the first resource at the first frequency and the second resource at the second frequency in turn causes the processor to operate under a power budget. The resource load balancing logic causes change to the first frequency and the second frequency in response to a determination that operation of the processor is different than the power budget. Other embodiments are also disclosed and claimed.

公开(公告)号：US20230111571A1

公开(公告)日：2023-04-13

申请号：US17484619

申请日：2021-09-24

Applicant: Intel Corporation

Inventor： Carlos Nava Rodriguez ,  Benjamin Pletcher ,  Yoav Harel ,  Bret Martin ,  Sudarshanram Shetty

IPC: G06T1/20 ,  G06T1/60 ,  G06T15/04

Abstract: Embodiments described herein are generally directed facilitating out-of-order execution of GPU texture sampler operations. An embodiment of a method includes a texture sampler of a GPU maintaining (i) a latency queue operable to store information regarding a set of transactions associated with each of multiple texture sampler operations and (ii) multiple virtual channel (VC) queues each operable to store information regarding transactions for a respective single texture sampler operation at a time. Out-of-order processing of the texture sampler operations is facilitated by making use of the latency queue and the VC queues. For example, during a transaction processing interval, the availability of data in a cache for the transactions associated with each of the VC queues may be determined. A VC queue may be selected based on the determined availability of data. A transaction associated with a head of the selected VC queue may then be processed.

公开(公告)号：US20190204894A1

公开(公告)日：2019-07-04

申请号：US15859598

申请日：2017-12-31

Applicant: Intel Corporation

Inventor： Sanjeev Jahagirdar ,  Altug Koker ,  Yoav Harel ,  Kenneth Brand ,  Chandra Gurram ,  Eric Finley ,  Bhushan Borole ,  Carlos Nava Rodriguez

IPC: G06F1/32

CPC classification number: G06F1/324

Abstract: Methods and apparatus relating to techniques for resource load balancing based on usage and/or power limits are described. In an embodiment, resource load balancing logic causes a first resource of a processor to operate at a first frequency and a second resource of the processor to operate at a second frequency. Memory stores a plurality of frequency values. The resource load balancing logic also selects the first frequency and the second frequency based on the stored plurality of frequency values. Operation of the first resource at the first frequency and the second resource at the second frequency in turn causes the processor to operate under a power budget. The resource load balancing logic causes change to the first frequency and the second frequency in response to a determination that operation of the processor is different than the power budget. Other embodiments are also disclosed and claimed.