-
公开(公告)号：US20190252033A1
公开(公告)日：2019-08-15
申请号：US16168809
申请日：2018-10-23
Applicant: Intel Corporation
Inventor： Varsha REGULAPATI , Heonwook KIM , Aliasgar S. MADRASWALA , Naga Kiranmayee UPADHYAYULA , Purval S. SULE , Jong Tai PARK , Sriram BALASUBRAHMANYAM , Manjiri M. KATMORE
CPC classification number: G11C29/023 , G06F12/0246 , G06F13/1668 , G11C16/0483 , G11C16/32 , G11C29/028
Abstract: In connection with data pin timing calibration with a strobe signal, examples provide for determination of pass/fail status of a pin from multiple pass/fail results in a single operation. Determination of pass/fail results for multiple pins based on multiple applied trim offsets can be made in parallel. Accordingly, a time to determine pass/fail results from multiple trim values for a pin can be reduced, which can enable faster power-up of NAND flash devices.
-
公开(公告)号：US20190227749A1
公开(公告)日：2019-07-25
申请号：US16367638
申请日：2019-03-28
Applicant: Intel Corporation
Inventor： Yogesh B. WAKCHAURE , Aliasgar S. MADRASWALA , David J. PELSTER , Donia SEBASTIAN , Curtis GITTENS , Xin GUO , Neelesh VEMULA , Varsha REGULAPATI , Naga Kiranmayee UPADHYAYULA
Abstract: Independent multi-plane commands for non-volatile memory devices are described. In one example, a three-dimensional (3D) NAND memory device includes 3D NAND dies, each die including multiple planes of memory cells. The device includes input/output (I/O) circuitry to receive multiple commands from a host, each of the received commands to access one of the planes. The device includes logic (which can be implemented with, for example, an ASIC controller, firmware, or both) to queue the commands in separate queues for each of the planes based on a target plane of each of the commands. The logic issues the commands to their target planes independent of other planes' status, and tracks completion status of the commands independently for each plane.
-
Search Results
2
records
(took 0.009 seconds)
