-
公开(公告)号:US06597363B1
公开(公告)日:2003-07-22
申请号:US09378637
申请日:1999-08-20
申请人: Jerome F. Duluk, Jr. , Richard E. Hessel , Vaughn T. Arnold , Jack Benkual , Joseph P. Bratt , George Cuan , Stephen L. Dodgen , Emerson S. Fang , Zhaoyu Gong , Thomas Y. Ho , Hengwei Hsu , Sidong Li , Sam Ng , Matthew N. Papakipos , Jason R. Redgrave , Sushma S. Trivedi , Nathan D. Tuck
发明人: Jerome F. Duluk, Jr. , Richard E. Hessel , Vaughn T. Arnold , Jack Benkual , Joseph P. Bratt , George Cuan , Stephen L. Dodgen , Emerson S. Fang , Zhaoyu Gong , Thomas Y. Ho , Hengwei Hsu , Sidong Li , Sam Ng , Matthew N. Papakipos , Jason R. Redgrave , Sushma S. Trivedi , Nathan D. Tuck
IPC分类号: G06T120
CPC分类号: G06T15/30 , G06T11/40 , G06T15/005 , G06T15/04 , G06T15/20 , G06T15/405 , G06T15/50 , G06T15/83
摘要: Graphics processors and methods are described that encompass numerous substructures including specialized subsystems, subprocessors, devices, architectures, and corresponding procedures. Embodiments of the invention may include one or more of deferred shading, a bled frame buffer, and multiple-stage hidden surface removal processing, as well as other structures and/or procedures. Embodiments of the present invention are designed to provide high-performance 3D graphics with Phong shading, subpixel anti-aliasing, and texture- and bump-mappings.
摘要翻译: 描述了包括许多子结构的图形处理器和方法,包括专用子系统,子处理器,设备,架构和相应的过程。 本发明的实施例可以包括延迟着色,出血帧缓冲器和多级隐藏表面去除处理以及其他结构和/或程序中的一个或多个。 本发明的实施例被设计为提供具有Phong着色,子像素抗锯齿,纹理和凹凸映射的高性能3D图形。
-
公开(公告)号:US06268875B1
公开(公告)日:2001-07-31
申请号:US09632293
申请日:2000-08-04
申请人: Jerome F. Duluk, Jr. , Richard E. Hessel , Vaughn T. Arnold , Jack Benkual , Joseph P. Bratt , George Cuan , Stephen L. Dodgen , Emerson S. Fang , Zhaoyu Gong , Thomas Y. Ho , Hengwei Hsu , Sidong Li , Sam Ng , Matthew N. Papakipos , Jason R. Redgrave , Sushma S. Trivedi , Nathan D. Tuck
发明人: Jerome F. Duluk, Jr. , Richard E. Hessel , Vaughn T. Arnold , Jack Benkual , Joseph P. Bratt , George Cuan , Stephen L. Dodgen , Emerson S. Fang , Zhaoyu Gong , Thomas Y. Ho , Hengwei Hsu , Sidong Li , Sam Ng , Matthew N. Papakipos , Jason R. Redgrave , Sushma S. Trivedi , Nathan D. Tuck
IPC分类号: G06T120
CPC分类号: G06T15/20 , G06T1/60 , G06T11/001 , G06T11/40 , G06T15/005 , G06T15/04 , G06T15/30 , G06T15/40 , G06T15/50 , G06T15/80 , G06T15/83 , G06T15/87
摘要: Three-dimensional computer graphics systems and methods and more particularly to structure and method for a three-dimensional graphics processor and having other enhanced graphics processing features. In one embodiment the graphics processor is a Deferred Shading Graphics Processor (DSGP) comprising an AGP interface, a command fetch & decode (2000), a geometry unit (3000), a mode extraction (4000) and polygon memory (5000), a sort unit (6000) and sort memory (7000), a setup unit (8000), a cull unit (9000), a mode injection (10000), a fragment unit (11000), a texture (12000) and texture memory (13000) a phong shading (14000), a pixel unit (15000), a backend unit (1600) coupled to a frame buffer (17000). Other embodiments need not include all of these functional units, and the structures and methods of these units are applicable to other computational processes and systems as well as deferred and non-deferred shading graphical processors.
摘要翻译: 三维计算机图形系统和方法,更具体地涉及三维图形处理器的结构和方法,并具有其他增强的图形处理特征。 在一个实施例中,图形处理器是包括AGP接口,命令提取和解码(2000),几何单元(3000),模式提取(4000)和多边形存储器(5000)的延迟着色图形处理器(DSGP) 分类单元(6000)和分类存储器(7000),设置单元(8000),剔除单元(9000),模式注入(10000),片段单元(11000),纹理(12000)和纹理存储器 )阴影(14000),像素单元(15000),耦合到帧缓冲器(17000)的后端单元(1600)。 其他实施例不需要包括所有这些功能单元,并且这些单元的结构和方法适用于其他计算过程和系统以及延迟和非延迟着色图形处理器。
-
3.
公开(公告)号:US06717576B1
公开(公告)日:2004-04-06
申请号:US09377503
申请日:1999-08-20
申请人: Jerome F. Duluk, Jr. , Richard E. Hessel , Vaughn T. Arnold , Jack Benkual , Joseph P. Bratt , George Cuan , Stephen L. Dodgen , Emerson S. Fang , Zhaoyu Gong , Thomas Y. Ho , Hengwei Hsu , Sidong Li , Sam Ng , Matthew N. Papakipos , Jason R. Redgrave , Sushma S. Trivedi , Nathan D. Tuck , Shun Wai Go , Lindy Fung , Tuan D. Nguyen , Joseph P. Grass , Bo Hong , Abraham Mammen , Abbas Rashid , Albert Suan-Wei Tsay
发明人: Jerome F. Duluk, Jr. , Richard E. Hessel , Vaughn T. Arnold , Jack Benkual , Joseph P. Bratt , George Cuan , Stephen L. Dodgen , Emerson S. Fang , Zhaoyu Gong , Thomas Y. Ho , Hengwei Hsu , Sidong Li , Sam Ng , Matthew N. Papakipos , Jason R. Redgrave , Sushma S. Trivedi , Nathan D. Tuck , Shun Wai Go , Lindy Fung , Tuan D. Nguyen , Joseph P. Grass , Bo Hong , Abraham Mammen , Abbas Rashid , Albert Suan-Wei Tsay
IPC分类号: G06T1500
CPC分类号: G06T15/30 , G06T11/40 , G06T15/005 , G06T15/04 , G06T15/20 , G06T15/405 , G06T15/50 , G06T15/83
摘要: A deferred shading graphics pipeline processor and method are provided encompassing numerous substructures. Embodiments of the processor and method may include one or more of deferred shading, a tiled frame buffer, and multiple-stage hidden surface removal processing. In the deferred shading graphics pipeline, hidden surface removal is completed before pixel coloring is done. The pipeline processor comprises a command fetch and decode unit, a geometry unit, a mode extraction unit, a sort unit, a setup unit, a cull unit, a mode injection unit, a fragment unit, a texture unit, a Phong lighting unit, a pixel unit, and a backend unit.
摘要翻译: 提供了包括许多子结构的延迟着色图形流水线处理器和方法。 处理器和方法的实施例可以包括延迟着色,平铺帧缓冲器和多级隐藏表面去除处理中的一个或多个。 在延迟阴影图形管道中,在完成像素着色之前完成隐藏表面移除。 流水线处理器包括命令提取和解码单元,几何单元,模式提取单元,分类单元,设置单元,剔除单元,模式注入单元,片段单元,纹理单元,Phong照明单元, 像素单元和后端单元。
-
4.
公开(公告)号:US07167181B2
公开(公告)日:2007-01-23
申请号:US10458493
申请日:2003-06-09
申请人: Jerome F. Duluk, Jr. , Richard E. Hessel , Vaughn T. Arnold , Jack Benkual , Joseph P. Bratt , George Cuan , Stephen L. Dodgen , Emerson S. Fang , Zhaoyu Gong , Thomas Y. Ho , Hengwei Hsu , Sidong Li , Sam Ng , Matthew N. Papakipos , Jason R. Redgrave , Sushma S. Trivedi , Nathan D. Tuck , Shun Wai Go , Lindy Fung , Tuan D. Nguyen , Joseph P. Grass , Bo Hong , Abraham Mammen , Abbas Rashid , Albert Suan-Wei Tsay
发明人: Jerome F. Duluk, Jr. , Richard E. Hessel , Vaughn T. Arnold , Jack Benkual , Joseph P. Bratt , George Cuan , Stephen L. Dodgen , Emerson S. Fang , Zhaoyu Gong , Thomas Y. Ho , Hengwei Hsu , Sidong Li , Sam Ng , Matthew N. Papakipos , Jason R. Redgrave , Sushma S. Trivedi , Nathan D. Tuck , Shun Wai Go , Lindy Fung , Tuan D. Nguyen , Joseph P. Grass , Bo Hong , Abraham Mammen , Abbas Rashid , Albert Suan-Wei Tsay
CPC分类号: G06T15/30 , G06T11/40 , G06T15/005 , G06T15/04 , G06T15/20 , G06T15/405 , G06T15/50 , G06T15/83
摘要: A deferred shading graphics pipeline processor and method are provided encompassing numerous substructures. Embodiments of the processor and method may include one or more of deferred shading, a tiled frame buffer, and multiple?stage hidden surface removal processing. In the deferred shading graphics pipeline, hidden surface removal is completed before pixel coloring is done. The pipeline processor comprises a command fetch and decode unit, a geometry unit, a mode extraction unit, a sort unit, a setup unit, a cull unit, a mode injection unit, a fragment unit, a texture unit, a Phong lighting unit, a pixel unit, and a backend unit.
摘要翻译: 提供了包括许多子结构的延迟着色图形流水线处理器和方法。 处理器和方法的实施例可以包括延迟着色,平铺的帧缓冲器和多个阶段隐藏表面去除处理中的一个或多个。 在延迟阴影图形管道中,在完成像素着色之前完成隐藏表面移除。 流水线处理器包括命令提取和解码单元,几何单元,模式提取单元,分类单元,设置单元,剔除单元,模式注入单元,片段单元,纹理单元,Phong照明单元, 像素单元和后端单元。
-
公开(公告)号:US06229553B1
公开(公告)日:2001-05-08
申请号:US09378299
申请日:1999-08-20
申请人: Jerome F. Duluk, Jr. , Richard E. Hessel , Vaughn T. Arnold , Jack Benkual , Joseph P. Bratt , George Cuan , Stephen L. Dodgen , Emerson S. Fang , Zhaoyu Gong , Thomas Y. Ho , Hengwei Hsu , Sidong Li , Sam Ng , Matthew N. Papakipos , Jason R. Redgrave , Sushma S. Trivedi , Nathan D. Tuck
发明人: Jerome F. Duluk, Jr. , Richard E. Hessel , Vaughn T. Arnold , Jack Benkual , Joseph P. Bratt , George Cuan , Stephen L. Dodgen , Emerson S. Fang , Zhaoyu Gong , Thomas Y. Ho , Hengwei Hsu , Sidong Li , Sam Ng , Matthew N. Papakipos , Jason R. Redgrave , Sushma S. Trivedi , Nathan D. Tuck
IPC分类号: G06T120
CPC分类号: G06T15/20 , G06T1/60 , G06T11/001 , G06T11/40 , G06T15/005 , G06T15/04 , G06T15/30 , G06T15/40 , G06T15/50 , G06T15/80 , G06T15/83 , G06T15/87
摘要: Three-dimensional computer graphics systems and methods and more particularly to structure and method for a three-dimensional graphics processor and having other enhanced graphics processing features. In one embodiment the graphics processor is Deferred Shading Graphics Processor (DSGP) comprising an AGP interface, a command fetch decode (2000), a geometry unit (3000), a mode extraction (4000) and polygon memory (5000), a sort unit (6000) and sort memory (7000), a setup unit (8000), a cull unit (9000), a mode injection (10000), a fragment unit (11000), a texture (12000) and texture memory (13000) a phong shading (14000), a pixel unit (15000), a backend unit (1600) coupled to a frame buffer (17000). Other embodiments need not include all of these functional units, and the structures and methods of these units are applicable to other computational processes and systems as well as deferred and non-deferred shading graphical processors.
摘要翻译: 三维计算机图形系统和方法,更具体地涉及三维图形处理器的结构和方法,并具有其他增强的图形处理特征。 在一个实施例中,图形处理器是包括AGP接口,命令提取解码(2000),几何单元(3000),模式提取(4000)和多边形存储器(5000)的延迟着色图形处理器(DSGP),分类单元 (6000)和分类存储器(7000),设置单元(8000),剔除单元(9000),模式注入(10000),片段单元(11000),纹理(12000)和纹理存储器(13000) (14000),像素单元(15000),耦合到帧缓冲器(17000)的后端单元(1600)。 其他实施例不需要包括所有这些功能单元,并且这些单元的结构和方法适用于其他计算过程和系统以及延迟和非延迟着色图形处理器。
-
6.
公开(公告)号:US07808503B2
公开(公告)日:2010-10-05
申请号:US11613093
申请日:2006-12-19
申请人: Jerome F. Duluk, Jr. , Richard E. Hessel , Vaughn T. Arnold , Jack Benkual , Joseph P. Bratt , George Cuan , Stephen L. Dodgen , Emerson S. Fang , Zhaoyu Gong , Thomas Y. Yo , Hengwei Hsu , Sidong Li , Sam Ng , Matthew N. Papakipos , Jason R. Redgrave , Sushma S. Trivedi , Nathan D. Tuck , Shun Wai Go , Lindy Fung , Tuan D. Nguyen , Joseph P. Grass , Bo Hong , Abraham Mammen , Abbas Rashid , Albert Suan-Wei Tsay
发明人: Jerome F. Duluk, Jr. , Richard E. Hessel , Vaughn T. Arnold , Jack Benkual , Joseph P. Bratt , George Cuan , Stephen L. Dodgen , Emerson S. Fang , Zhaoyu Gong , Thomas Y. Yo , Hengwei Hsu , Sidong Li , Sam Ng , Matthew N. Papakipos , Jason R. Redgrave , Sushma S. Trivedi , Nathan D. Tuck , Shun Wai Go , Lindy Fung , Tuan D. Nguyen , Joseph P. Grass , Bo Hong , Abraham Mammen , Abbas Rashid , Albert Suan-Wei Tsay
CPC分类号: G06T15/20 , G06T1/60 , G06T11/001 , G06T11/40 , G06T15/005 , G06T15/04 , G06T15/30 , G06T15/40 , G06T15/50 , G06T15/80 , G06T15/83 , G06T15/87
摘要: A deferred shading graphics pipeline processor and method are provided encompassing numerous substructures. Embodiments of the processor and method may include one or more of deferred shading, a tiled frame buffer, and multiple?stage hidden surface removal processing. In the deferred shading graphics pipeline, hidden surface removal is completed before pixel coloring is done. The pipeline processor comprises a command fetch and decode unit, a geometry unit, a mode extraction unit, a sort unit, a setup unit, a cull unit, a mode injection unit, a fragment unit, a texture unit, a Phong lighting unit, a pixel unit, and a backend unit.
摘要翻译: 提供了包括许多子结构的延迟着色图形流水线处理器和方法。 处理器和方法的实施例可以包括延迟着色,平铺帧缓冲器和多级隐藏表面去除处理中的一个或多个。 在延迟阴影图形管道中,在完成像素着色之前完成隐藏表面移除。 流水线处理器包括命令提取和解码单元,几何单元,模式提取单元,分类单元,设置单元,剔除单元,模式注入单元,片段单元,纹理单元,Phong照明单元, 像素单元和后端单元。
-
7.
公开(公告)号:US20070165035A1
公开(公告)日:2007-07-19
申请号:US11613093
申请日:2006-12-19
申请人: Jerome Duluk , Richard Hessel , Vaughn Arnold , Jack Benkual , Joseph Bratt , George Cuan , Stephen Dodgen , Emerson Fang , Zhaoyu Gong , Thomas Ho , Hengwei Hsu , Sidong Li , Sam Ng , Matthew Papakipos , Jason Redgrave , Sushma Trivedi , Nathan Tuck , Shun Go , Lindy Fung , Tuan Nguyen , Joseph Grass , Bo Hung , Abraham Mammen , Abbas Rashid , Albert Tsay
发明人: Jerome Duluk , Richard Hessel , Vaughn Arnold , Jack Benkual , Joseph Bratt , George Cuan , Stephen Dodgen , Emerson Fang , Zhaoyu Gong , Thomas Ho , Hengwei Hsu , Sidong Li , Sam Ng , Matthew Papakipos , Jason Redgrave , Sushma Trivedi , Nathan Tuck , Shun Go , Lindy Fung , Tuan Nguyen , Joseph Grass , Bo Hung , Abraham Mammen , Abbas Rashid , Albert Tsay
IPC分类号: G06T1/20
CPC分类号: G06T15/20 , G06T1/60 , G06T11/001 , G06T11/40 , G06T15/005 , G06T15/04 , G06T15/30 , G06T15/40 , G06T15/50 , G06T15/80 , G06T15/83 , G06T15/87
摘要: A deferred shading graphics pipeline processor and method are provided encompassing numerous substructures. Embodiments of the processor and method may include one or more of deferred shading, a tiled frame buffer, and multiple?stage hidden surface removal processing. In the deferred shading graphics pipeline, hidden surface removal is completed before pixel coloring is done. The pipeline processor comprises a command fetch and decode unit, a geometry unit, a mode extraction unit, a sort unit, a setup unit, a cull unit, a mode injection unit, a fragment unit, a texture unit, a Phong lighting unit, a pixel unit, and a backend unit.
摘要翻译: 提供了包括许多子结构的延迟着色图形流水线处理器和方法。 处理器和方法的实施例可以包括延迟着色,平铺帧缓冲器和多级隐藏表面去除处理中的一个或多个。 在延迟阴影图形管道中,在完成像素着色之前完成隐藏表面移除。 流水线处理器包括命令提取和解码单元,几何单元,模式提取单元,分类单元,设置单元,剔除单元,模式注入单元,片段单元,纹理单元,Phong照明单元, 像素单元和后端单元。
-
8.
公开(公告)号:US06614444B1
公开(公告)日:2003-09-02
申请号:US09372137
申请日:1999-08-20
申请人: Jerome F. Duluk, Jr. , Sushma S. Trivedi , Sam Ng , Lindy Fung , Richard E. Hessel , Jack Benkual
发明人: Jerome F. Duluk, Jr. , Sushma S. Trivedi , Sam Ng , Lindy Fung , Richard E. Hessel , Jack Benkual
IPC分类号: G09G500
CPC分类号: G06T15/30 , G06T11/40 , G06T15/005 , G06T15/04 , G06T15/20 , G06T15/405 , G06T15/50 , G06T15/83
摘要: Apparatus and methods for rendering 3D graphics images. The apparatus include a port for receiving commands from a graphics application, an output for sending a rendered image to a display and a fragment-operations pipeline, coupled to the port and to the output, the pipeline including a stage for performing a fragment operation on a fragment on a per-pixel basis, as well as a stage for performing a fragment operation on the fragment on a per-sample basis. The stage for performing on a per-pixel basis is one of the following: a scissor-test stage, a stipple-test stage, an alpha-test stage or a colorest stage, and the stage for performing on a per-sample basis is one of the following: a Z-test stage, a blending stage or a dithering stage. The apparatus programmatically selects whether to perform a stencil test on a per-pixel or a per-sample basis and performs the stencil test on the selected basis. The apparatus also programmatically selects pixel samples for per-sample operations, where the sample selections differ with different instances of the same per-sample operation. The apparatus also programmatically selects a set of subdivisions of a pixel as samples for use in the per-sample fragment operation, programmatically assigns different weights to at least two samples in the set and performs the per-sample fragments operation on the fragment using the programmatically selected and differently weighted samples.
摘要翻译: 用于渲染3D图形图像的装置和方法。 该装置包括用于从图形应用程序接收命令的端口,用于将呈现的图像发送到显示器的输出端和耦合到端口和输出端的分段操作流水线,流水线包括用于执行片段操作的级 基于每个像素的片段,以及在每个样本的基础上对片段执行片段操作的阶段。 基于每像素执行的阶段是以下之一:剪刀测试阶段,点测试阶段,α测试阶段或阶段阶段,以及每个采样基础执行的阶段是 以下之一:Z测试阶段,混合阶段或抖动阶段。 该设备以编程方式选择是在每个像素还是每个样本的基础上执行模板测试,并在所选择的基础上执行模板测试。 该设备还以编程方式选择每采样操作的像素采样,其中样本选择与相同每采样操作的不同实例不同。 该装置还以编程方式选择一组像素的细分作为在每个样本片段操作中使用的样本,以编程方式向集合中的至少两个样本分配不同的权重,并使用编程方式对该片段执行每个样本片段的操作 选择和不同加权的样本。
-
-
-
-
-
-
-