中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

14 records (took 0.013 seconds)

    DIFFERENTIAL LINE DRIVER CIRCUIT AND METHOD THEREFOR
    1.
    发明申请
    DIFFERENTIAL LINE DRIVER CIRCUIT AND METHOD THEREFOR 有权
    差分线路驱动电路及其方法

    公开(公告)号：US20150145563A1

    公开(公告)日：2015-05-28

    申请号：US14403607

    申请日：2012-06-27

    Applicant: Matthijs Pardoen

    Inventor： Matthijs Pardoen

    IPC: G06F13/40

    CPC classification number: G06F13/4072

    Abstract: A differential line driver circuit comprising a plurality of driver stages is described. Each driver stage is operably coupled to at least one output of the line driver circuit and arranged to receive at least one control signal and to drive at least one output signal on the at least one output of the line driver circuit in accordance with the at least one control signal received thereby. The line driver circuit further comprises at least one delay component arranged to receive the at least one control signal, and to sequentially propagate the at least one control signal to the driver stages with time delays between the propagation of the at least one control signal to sequentially adjacent driver stages. The delay component is arranged to sequentially propagate the at least one control signal to the driver stages such that such that the at least one control signal is propagated with at least one of: a progressively increasing time delay between sequentially adjacent driver stages; and a progressively decreasing time delay between sequentially adjacent driver stages.

    Abstract translation: 描述了包括多个驱动器级的差分线路驱动器电路。 每个驱动器级可操作地耦合到线路驱动器电路的至少一个输出，并且被布置为接收至少一个控制信号，并且至少根据至少一个驱动器电路驱动线驱动器电路的至少一个输出上的至少一个输出信号 由此接收一个控制信号。 线路驱动器电路还包括布置成接收至少一个控制信号的至少一个延迟部件，并且将至少一个控制信号顺序地传播到驱动器级，在至少一个控制信号传播到顺序之间具有时间延迟 相邻的驾驶员阶段。 延迟分量被布置为将至少一个控制信号顺序地传播到驱动器级，使得至少一个控制信号以下列中的至少一个传播：在顺序相邻的驱动级之间逐渐增加的时间延迟; 并且在顺序相邻的驾驶员阶段之间逐渐减小时间延迟。

    ELECTROSTATIC DISCHARGE PROTECTION CIRCUIT, EQUIPMENT AND METHOD
    2.
    发明申请
    ELECTROSTATIC DISCHARGE PROTECTION CIRCUIT, EQUIPMENT AND METHOD 有权
    静电放电保护电路，设备和方法

    公开(公告)号：US20110058293A1

    公开(公告)日：2011-03-10

    申请号：US12991824

    申请日：2008-06-04

    Applicant: Matthijs Pardoen ,  Patrice Besse

    Inventor： Matthijs Pardoen ,  Patrice Besse

    IPC: H02H9/04 ,  H05K3/10

    CPC classification number: H01L27/0251 ,  Y10T29/49155

    Abstract: An electrostatic discharge (ESD) protection circuit for protecting one or more devices in an electronic circuit from an ESD current which enters the electronic circuit through one or more input/output pins, the protection circuit comprising: a voltage clamp circuit connectable to the or each pin, for diverting the ESD current from the or each device; and a current sensor circuit connected between the input/output pins and the voltage clamp circuit and connected to the one or more devices, the current sensor circuit for sensing the ESD current and for switching off the or each device when the sensed current exceeds a threshold value, wherein when a current flows in the current mirror circuits above a threshold value the device is caused to switch off.

    Abstract translation: 一种静电放电（ESD）保护电路，用于保护电子电路中的一个或多个器件免受通过一个或多个输入/输出引脚进入电子电路的ESD电流，该保护电路包括：电压钳位电路，可连接到该或每个 引脚，用于将ESD电流从该设备或每个设备转向; 连接在输入/输出引脚和电压钳位电路之间并连接到一个或多个器件的电流传感器电路，用于感测ESD电流的电流传感器电路，以及当检测到的电流超过阈值时关断或每个器件 值，其中当电流在电流镜像电路中流过高于阈值时，使该装置关闭。

    Electrostatic discharge protection circuit, equipment and method
    3.
    发明授权
    Electrostatic discharge protection circuit, equipment and method 有权
    静电放电保护电路，设备及方法

    公开(公告)号：US09224726B2

    公开(公告)日：2015-12-29

    申请号：US12991824

    申请日：2008-06-04

    Applicant: Matthijs Pardoen ,  Patrice Besse

    Inventor： Matthijs Pardoen ,  Patrice Besse

    IPC: H02H9/04 ,  H01L27/02

    CPC classification number: H01L27/0251 ,  Y10T29/49155

    Abstract: An electrostatic discharge (ESD) protection circuit for protecting one or more devices in an electronic circuit from an ESD current which enters the electronic circuit through one or more input/output pins, the protection circuit comprising: a voltage clamp circuit connectable to the or each pin, for diverting the ESD current from the or each device; and a current sensor circuit connected between the input/output pins and the voltage clamp circuit and connected to the one or more devices, the current sensor circuit for sensing the ESD current and for switching off the or each device when the sensed current exceeds a threshold value, wherein when a current flows in the current mirror circuits above a threshold value the device is caused to switch off.

    Abstract translation: 一种静电放电（ESD）保护电路，用于保护电子电路中的一个或多个器件免受通过一个或多个输入/输出引脚进入电子电路的ESD电流，该保护电路包括：电压钳位电路，可连接到该或每个 引脚，用于将ESD电流从该设备或每个设备转向; 连接在输入/输出引脚和电压钳位电路之间并连接到一个或多个器件的电流传感器电路，用于感测ESD电流的电流传感器电路，以及当检测到的电流超过阈值时关断或每个器件 值，其中当电流在电流镜像电路中流过高于阈值时，使该装置关闭。

    Power amplifier with controlled output power
    4.
    发明授权
    Power amplifier with controlled output power 有权
    具有受控输出功率的功率放大器

    公开(公告)号：US07560989B2

    公开(公告)日：2009-07-14

    申请号：US11745891

    申请日：2007-05-08

    Applicant: Kevin Scott Buescher ,  Matthijs Pardoen

    Inventor： Kevin Scott Buescher ,  Matthijs Pardoen

    IPC: H03F3/10

    CPC classification number: H03F1/0277 ,  H03F1/223 ,  H03F3/211 ,  H03F3/72 ,  H03F2200/453 ,  H03F2203/7236

    Abstract: The invention includes a power amplifier with an amplifier core including parallel amplifier cells, a replica cell made of one amplifier cell similar to those of the amplifier core, a power controller to select a combination of amplifier cells to activate, a regulator to fix the top voltage of the replica cell to a reference voltage, a voltage generator to provide the voltage reference to the regulator, a current generator to provide a reference current through the replica cell, and a drive unit controlled by the regulator output to drive the combination of amplifier cells, so that each selected combination of activated cells defines a predetermined attenuation level of power amplifier output signal so that it is attenuated in a stepwise manner.

    Abstract translation: 本发明包括具有放大器核心的功率放大器，包括并联放大器单元，由与放大器核心类似的一个放大器单元制成的复制单元，选择放大器单元组合以激活的功率控制器，用于固定顶部的调节器 复制单元的电压到参考电压，电压发生器，用于向调节器提供电压基准;电流发生器，用于提供通过复制单元的参考电流;以及由调节器输出控制的驱动单元，以驱动放大器的组合 使得每个选定的激活单元的组合定义了功率放大器输出信号的预定衰减水平，使得其以逐步方式被衰减。

    Very high frequency passive transponder, in UHF frequency band, with active voltage multiplier or booster at the entry of its logic circuit
    5.
    发明授权
    Very high frequency passive transponder, in UHF frequency band, with active voltage multiplier or booster at the entry of its logic circuit 有权
    超高频无源应答器，在UHF频段，其逻辑电路入口处为有源电压倍增器或升压器

    公开(公告)号：US07515050B2

    公开(公告)日：2009-04-07

    申请号：US11245014

    申请日：2005-10-07

    Applicant: Matthijs Pardoen ,  Olivier Desjeux

    Inventor： Matthijs Pardoen ,  Olivier Desjeux

    IPC: G08B13/14 ,  G05F1/10 ,  H04B1/38 ,  H02M3/18

    CPC classification number: G06K19/0723 ,  G06K19/0713

    Abstract: The passive transponder comprises an antenna (2) connected to an integrated circuit (6) the analogue part of which includes a passive voltage rectifier (8) supplying a rectified voltage (VDC1) and an active multiplier or booster (16) for said rectified voltage which is formed by a capacitor (C2) switched to a relatively low frequency, for example 1 MHz, by means of switches formed by transistors (18 to 21) controlled using an oscillator (24).

    Abstract translation: 无源转发器包括连接到集成电路（6）的天线（2），其模拟部分包括提供整流电压（VDC1）的无源电压整流器（8）和用于所述整流电压的有源乘法器或升压器（16） 其由通过由使用振荡器（24）控制的晶体管（18至21）形成的开关的电容器（C2）形成，所述电容器（C2）切换到相对低的频率，例如1MHz。

    Very high frequency transponder, in particular a UHF transponder, including a protection against electrostatic discharges
    7.
    发明授权
    Very high frequency transponder, in particular a UHF transponder, including a protection against electrostatic discharges 有权
    超高频转发器，特别是UHF应答器，包括防止静电放电的保护

    公开(公告)号：US07598843B2

    公开(公告)日：2009-10-06

    申请号：US11300347

    申请日：2005-12-15

    Applicant: Matthijs Pardoen

    Inventor： Matthijs Pardoen

    IPC: H04Q5/22

    CPC classification number: G06K19/0715 ,  G06K19/0701 ,  G06K19/0723

    Abstract: The UHF transponder includes protection against electrostatic discharge (ESD) formed by the modulation transistor (T1) and additional control means (20) for said transistor which fulfils two functions: its first response signal modulation function and an additional ESD protection function.

    Abstract translation: UHF转发器包括防止由调制晶体管（T1）形成的静电放电（ESD）和用于所述晶体管的附加控制装置（20），其具有两个功能：其第一响应信号调制功能和额外的ESD保护功能。

    Demodulator for the demodulation of a frequency-modulated signal
    10.
    发明授权
    Demodulator for the demodulation of a frequency-modulated signal 失效
    用于解调调制信号的解调器

    公开(公告)号：US5808510A

    公开(公告)日：1998-09-15

    申请号：US705192

    申请日：1996-08-29

    Applicant: Johannes Gerrits ,  Matthijs Pardoen

    Inventor： Johannes Gerrits ,  Matthijs Pardoen

    IPC: H03D3/02 ,  H03D3/00 ,  H03D3/18

    CPC classification number: H03D3/02

    Abstract: Radio receivers for frequency-modulated signals and more particularly, in such receivers, to a device for the demodulation of a signal modulated at intermediate frequency f.sub.i. The signal F.sub.M that is frequency modulated around a frequency f.sub.i is applied, after conversion into a square-wave signal F.sub.MR, to a delay line with shift registers that is controlled by the signals provided by an oscillator. Each of the three cascade-connected sections of the delay line introduces a delay 1/4f.sub.i and the output signals of each section are applied to EXCLUSIVE OR circuits that respectively give a demodulated signal F.sub.R1, a signal F.sub.R2 for the suppression of a demodulated signal and a signal F.sub.R3 to control the frequency of the oscillator.

    Abstract translation: 用于频率调制信号的无线电接收机，更具体地，在这样的接收机中，涉及用于解调在中间频率fi调制的信号的装置。 在转换成方波信号FMR之后，频率调制频率fi的信号FM被施加到由振荡器提供的信号控制的移位寄存器的延迟线。 延迟线的三个级联连接部分中的每一个引入延迟+ E，fra 1/4 + EE fi，并且每个部分的输出信号被施加到分别给出解调信号FR1的异或或电路，信号FR2用于 抑制解调信号和信号FR3来控制振荡器的频率。

Patent Agency Ranking