中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

4 records (took 0.017 seconds)

    IMAGE SENSOR WITH THREE READOUT APPROACH FOR PHASE DETECTION AUTOFOCUS AND IMAGE SENSING PIXELS
    1.
    发明申请
    IMAGE SENSOR WITH THREE READOUT APPROACH FOR PHASE DETECTION AUTOFOCUS AND IMAGE SENSING PIXELS 有权

    公开(公告)号：US20220394201A1

    公开(公告)日：2022-12-08

    申请号：US17342383

    申请日：2021-06-08

    Applicant: OMNIVISION TECHNOLOGIES, INC.

    Inventor： Chengcheng Xu ,  Rui Wang ,  Wei Deng ,  Chun-Sheng Yang ,  Xueqing Wang

    IPC: H04N5/378 ,  H04N5/3745 ,  H01L27/146 ,  H01L27/148

    Abstract: An imaging device includes a plurality of photodiodes arranged in a photodiode array to generate charge in response to incident light. The plurality of photodiodes includes first and second photodiodes. A shared floating diffusion receives charge transferred from the first and second photodiodes. An analog to digital converter (ADC) performs a first ADC conversion to generate a reference readout in response to charge in the shared floating diffusion after a reset operation. The ADC is next performs a second ADC conversion to generate a first half of a phase detection autofocus (PDAF) readout in response to charge transferred from the first photodiode to the shared floating diffusion. The ADC then performs a third ADC conversion to generate a full image readout in response to charge transferred from the second photodiode combined with the charge transferred previously from the first photodiode in the shared floating diffusion.

    Image sensor with three readout approach for phase detection autofocus and image sensing photodiodes through multiple column bitlines
    2.
    发明授权
    Image sensor with three readout approach for phase detection autofocus and image sensing photodiodes through multiple column bitlines 有权

    公开(公告)号：US11463648B1

    公开(公告)日：2022-10-04

    申请号：US17342375

    申请日：2021-06-08

    Applicant: OMNIVISION TECHNOLOGIES, INC.

    Inventor： Chengcheng Xu ,  Rui Wang ,  Wei Deng ,  Chun-Sheng Yang ,  Xueqing Wang

    IPC: H04N5/378 ,  H04N5/232 ,  H04N5/374 ,  H04N5/369

    Abstract: An imaging device includes a photodiode array with a first and second photodiodes. First and second floating diffusions are configured to receive charge from the first and second photodiodes, respectively. An analog to digital converter (ADC) is configured to receive simultaneously first and second bitline signals from the first and second floating diffusions, respectively. The ADC is configured to generate a reference readout in response to the first and second bitline signals after a reset operation. The ADC next generates a first half of a phase detection autofocus (PDAF) readout in response to the first and second bitline signals after charge is transferred from the first PDAF photodiode to the first floating diffusion. The ADC then generates a full image readout in response to the first and second bitline signals after charge is transferred from the second photodiode to the second floating diffusion.

    Bit line boost for fast settling with current source of adjustable size
    3.
    发明授权
    Bit line boost for fast settling with current source of adjustable size 有权

    公开(公告)号：US10171765B1

    公开(公告)日：2019-01-01

    申请号：US15853508

    申请日：2017-12-22

    Applicant: OmniVision Technologies, Inc.

    Inventor： Hiroaki Ebihara ,  Xueqing Wang

    IPC: H04N5/374 ,  H04N5/235 ,  H01L27/146 ,  H04N5/378

    Abstract: A photodiode is adapted to accumulate image charges. A transfer transistor transfers the image charges to the floating diffusion. A source follower transistor is coupled to receive the voltage of the floating diffusion and provide an amplified signal. A row select transistor enables the amplified signal and outputs the amplified signal to a bitline. A first current source generator is coupled between the bitline and a ground. The first current source generator sinks current through a first cascode transistor, a first bias transistor and a second bias transistor. The first cascode transistor is biased by a cascode control voltage. The first bias transistor and the second bias transistor are biased by a bias control voltage.

Patent Agency Ranking