-
1.发明授权Method for exchanging messages between a shared memory and communication adapters using an efficient logical protocol 失效使用有效的逻辑协议在共享存储器和通信适配器之间交换消息的方法
公开(公告)号：US5341475A
公开(公告)日：1994-08-23
申请号：US903687
申请日：1992-06-24
申请人： Pierre Austruy , Bernard Brezzo , Jean-Pierre Lips , Bernard Naudin , Jean Calvignac , Richard H. Waller
发明人： Pierre Austruy , Bernard Brezzo , Jean-Pierre Lips , Bernard Naudin , Jean Calvignac , Richard H. Waller
IPC分类号： G06F13/00 , G06F13/28 , G06F15/167 , H04L13/08 , H04L29/10
CPC分类号： G06F15/167 , G06F13/28
摘要： This invention relates to a protocol implemented in a communication system for exchanging data and control messages between adapters to which are attached different users, and a shared memory subsystem comprising a depository storage, a manager of storage and a microprocessor. Such protocol enables the adapters to be the initiators of the transmission and reception of data by using the control lines that connect the manager of storage to all adapters in the same way as the data bus and the address bus. Moreover, the adapters slice the messages into data bursts to which are associated control words specifying the sizes, the owner and the position of the burst in the message. Consequently, those data bursts may be interleaved when transiting on the data bus without the intervention of the microprocessor for the routing, and they will be stored in or read from the depository storage according to the identification of the user in the control word. Therefore, only the shared memory needs to have a high capacity of storage, whereas the manager of storage and the adapters can operate with a reduced capacity of storage, and the time to send or to access a data burst is much more improved.
摘要翻译： 本发明涉及一种在通信系统中实现的用于在连接到不同用户的适配器之间交换数据和控制消息的协议，以及包括存储存储器，存储管理器和微处理器的共享存储器子系统。 这样的协议使得适配器能够通过使用与数据总线和地址总线相同的方式使用将存储管理器连接到所有适配器的控制线来发送和接收数据。 此外，适配器将消息分割成数据突发，其中是指定消息中的突发的大小，所有者和位置的关联控制字。 因此，当在数据总线上转移时，这些数据脉冲串可能被交错，而不需要微处理器进行路由，并且它们将根据用户在控制字中的标识被存储在存储器存储器中或从存储器存储器读取。 因此，只有共享存储器需要具有高的存储容量，而存储器和适配器的管理器可以以降低的存储容量进行操作，并且发送或访问数据突发的时间进一步得到改善。
-
2.发明授权Mechanism for transferring messages between source and destination users through a shared memory 失效通过共享内存在源和目标用户之间传输消息的机制
公开(公告)号：US5333269A
公开(公告)日：1994-07-26
申请号：US965554
申请日：1992-10-23
IPC分类号： G06F15/16 , G06F13/38 , G06F13/42 , G06F15/167 , G06F15/177 , H04L12/40
CPC分类号： G06F15/167 , G06F9/544
摘要： A device for interconnecting source users and destination users includes a common bus to which a memory with a plurality of independent buffers, a memory interface (22) and a central control apparatus (26) are connected. The memory interface (22) receives messages from source users, stores the messages in selected buffers and chains the buffers together. The central control apparatus generates inbound message queues and outbound message queues in response to commands which it receives from the memory interface.
摘要翻译： 用于互连源用户和目的用户的设备包括公共总线，具有多个独立缓冲器的存储器，存储器接口（22）和中央控制设备（26）连接到该总线。 存储器接口（22）从源用户接收消息，将消息存储在所选择的缓冲器中并将缓冲器链接在一起。 中央控制装置响应于从存储器接口接收到的命令，生成入站消息队列和出站消息队列。
-
3.发明授权System for reassigning a higher priority to an interrupted user by inhibiting the access of other users until the interrupted user has completed its task 失效用于通过在中断的用户完成其任务之前禁止其他用户的访问来将更高优先级重新分配给中断的用户的系统
公开(公告)号：US5530903A
公开(公告)日：1996-06-25
申请号：US36294
申请日：1993-03-24
申请人： Jean Calvignac , Philippe Cuny , Philippe Klein , Jean-Pierre Lips , Oliver M. Maurel , Bernard Naudin
发明人： Jean Calvignac , Philippe Cuny , Philippe Klein , Jean-Pierre Lips , Oliver M. Maurel , Bernard Naudin
IPC分类号： G06F9/46 , G06F9/48 , G06F9/50 , G06F13/26 , G06F13/362 , G06F13/364
CPC分类号： G06F13/364 , G06F13/26
摘要： The arbitrating method is based on the classification of the users into different categories, and the assignment to all users in a category of an identical privilege level which characterizes the interruption capability of the users in the category. A task performed by a selected user in a category can only be interrupted for granting access to the resource to a user in a category having a higher privilege level. Also a normal preference level is assigned to each user within a category, which determines the selection order of the users in the category. The privilege level of a user category combined with the preference level of each user constitutes the priority level of the user. The access to the resource is granted to a selected user having the highest priority level. If at least one user having a privilege level higher than the privilege level of the selected user, makes a request for the resource, the task of the selected user is interrupted and the interrupted user is assigned an interruption preference level which is higher than the normal preference levels of all other users in the category. A new user having the highest priority level is then selected after the resource is released by the interrupting user.
摘要翻译： 仲裁方法是基于用户对不同类别的分类，以及对类别中的用户的中断能力进行表征的相同特权级别的类别中的所有用户的分配。 所选择的用户在类别中执行的任务只能被中断以授予具有较高权限级别的类别中的用户对资源的访问。 另外，在类别内的每个用户分配普通偏好级别，这确定了类别中的用户的选择顺序。 用户类别的特权级别与每个用户的偏好级别组合构成用户的优先级。 对资源的访问被授予具有最高优先级的选定用户。 如果具有高于所选用户的权限级别的特权级别的至少一个用户对资源进行请求，则所选择的用户的任务被中断，并且中断的用户被分配了高于正常的中断优先级 该类别中所有其他用户的偏好级别。 然后在中断用户释放资源后，选择具有最高优先级的新用户。
-
4.发明授权Distribution mechanism for establishing communications between user interfaces of a communication system 失效用于在通信系统的用户界面之间建立通信的分发机制
公开(公告)号：US5197065A
公开(公告)日：1993-03-23
申请号：US576876
申请日：1990-09-04
CPC分类号： H04Q11/04
摘要： A distribution mechanism includes a scheduling device which partitions a common timing signal with a period T into n slots of t duration each, a configuration table having n addressable locations with each of the n locations storing communication control information and addressable by slot numbers generated by the scheduling device and a distribution buffer device (2) having at least a first and a second part, with each part having n addressable locations addressed by control information provided by the configuration table during each slot period to cause an interface involved in the to be established communications during a selected slot period, to write the information to be transmitted in one part of the distribution buffer and the information to be received by the interface to be read from the other part of the distribution buffer at addresses derived from the communication control information and the slot generated by the schedule means.
摘要翻译： 分配机构包括：将具有周期T的公共定时信号分割为n个时隙的调度设备，每个n个时隙分别为n个时隙，具有n个可寻址位置，其中n个位置中的每一个存储通信控制信息，并且可由第 调度设备和具有至少第一和第二部分的分发缓冲器设备（2），其中每个部分具有由每个时隙周期期间由配置表提供的控制信息寻址的n个可寻址位置，以引起所涉及的接口的建立 在所选择的时隙期间进行通信，以从通信控制信息导出的地址将要发送的信息写入分发缓冲器的一部分中的信息和要从分发缓冲器的其他部分读取的接口的信息，以及 由计划生成的时隙意味着。
-
5.发明授权Device for controlling the enqueuing and dequeuing operations of messages in a memory 失效用于控制存储器中的消息的发送和发送操作的设备
公开(公告)号：US5214783A
公开(公告)日：1993-05-25
申请号：US564900
申请日：1990-08-09
CPC分类号： G06F5/12 , G06F2205/064 , G06F2205/123
摘要： The subject device manages the access to message queues in a memory (6) by an enqueuer 2 and a dequeuer 7 when the enqueuer has priority over the dequeuer. It solves the contention problem raised when the dequeuer dequeues the last message from a queue while the enqueuer is enqueuing anew one. A queue control block QCB and queue status bits E, A, D are assigned to each queue and stored in memories 20 and 22. Each time dequeuer 7 performs a dequeuing operation it sets its D bit (dequeuer active) before updating the queue head field in the QCB block. When the enqueuer performs an enqueuing operation it sets an abort bit A, if it finds the D bit active and E bit active indicating that the queue contains at least one message to warn the dequeuer that it has to abort its process if it is dequeuing the last message from the queue.
-
6.发明授权Parallel processing method and device for receiving and transmitting HDLC SDLC bit streams 失效并行处理方法和接收和发送HDLC SDLC位流的设备
公开(公告)号：US5119478A
公开(公告)日：1992-06-02
申请号：US357225
申请日：1989-05-26
CPC分类号： H04L29/06 , H04L69/12 , H04L69/324
摘要： The bit streams, transporting the frames, received from lines (6) are placed in register 12 in such a way that n bits are processed in parallel during a time interval T. Parallel processor 10 counts the consecutive logical "1" bits beginning at the low order (left most) bit of the n bits received in interval T and from the bits received in the previous interval T-1, to determine when this number is found equal to 5 which bits have to be deleted, and when this number is found equal to 6 whether a flag is received. As a result, it reassembles N-bit characters, with N
-
7.发明授权
公开(公告)号：US5572697A
公开(公告)日：1996-11-05
申请号：US992314
申请日：1992-12-21
IPC分类号： G06F11/00 , G06F5/06 , G06F13/00 , G06F15/167
CPC分类号： G06F15/167 , G06F5/06 , G06F2205/064
摘要： Apparatus for recovering lost buffer contents in a data processing system uses a memory divided into a plurality of buffers provided with buffer control blocks, through which source and destination users exchange information. A buffer management circuit is responsive to requests from users for allocating buffers to source users in order that source users may store the information to be sent to the destination users. This circuit builds buffer queues and dequeues buffers from the queues to send the information contained therein to the destination users and releases the buffers afterwards. A time mark register is settable to n different values in a predetermined order. The value of the time mark register is changed at the expiration of a time period P. Each time a buffer is allocated to one user, the current value of the time mark register is written into a time mark field of the buffer control block and a state field is set to a first value (leased). When the buffer is released, the state field is set to a second value (released). The contents of the buffer control blocks are read at regular time intervals t after period P, and the state field of every buffer control block is tested to determine whether it is set to the second value. If not so set, the time mark field is compared with the value the time mark register had at the time t-xP, where x is a number such as 1
摘要翻译： 用于恢复数据处理系统中的丢失缓冲器内容的装置使用分配有缓冲器控制块的多个缓冲器的存储器，源和目的地用户通过该缓冲器控制块交换信息。 缓冲器管理电路响应于用户向源用户分配缓冲区的请求，以便源用户可以存储要发送到目的地用户的信息。 此电路构建缓冲区队列，并从队列中将缓冲区从队列中出发，将其中包含的信息发送到目标用户，然后释放缓冲区。 时间标记寄存器可按预定顺序设置为n个不同的值。 时间标记寄存器的值在时间段P的期满时被改变。每当向一个用户分配缓冲器时，时间标记寄存器的当前值被写入缓冲器控制块的时间标记字段，并且 状态字段设置为第一个值（租用）。 当释放缓冲区时，状态字段被设置为第二个值（已释放）。 在周期P之后以规则的时间间隔t读取缓冲器控制块的内容，并且测试每个缓冲器控制块的状态字段以确定其是否被设置为第二值。 如果不设置，则时间标记字段与时间标记寄存器在时间t-xP处具有的值进行比较，其中x是诸如1
-
-
-
-
-
-
搜索结果
7 条记录 (耗时 0.024 秒)
