-
公开(公告)号:US10027900B2
公开(公告)日:2018-07-17
申请号:US15647522
申请日:2017-07-12
Applicant: Renesas Electronics Corporation
Inventor: Hideaki Kido , Shoji Muramatsu , Hiroyuki Hamasaki , Akihiro Yamamoto
IPC: G06K9/36 , G06K9/32 , G06K9/60 , H04N5/247 , G06T3/20 , H04N7/18 , B60R1/00 , G06T3/00 , H04N5/21 , G06T5/00
Abstract: Means which enables image conversion in which a plurality of conversion results can be output without once saving all of video-image data, which has been input from image-pickup means, in a storage medium is provided. A single line memory having a plurality of lines is used while switching the role thereof for a reading use by a video-image converting means and a use for inputting image data from the image-pickup means. The image converting means obtains an input image, which is in the line memory, and carries out conversion of the input image based on a conversion specifying means interpreted by an instruction decoder.
-
公开(公告)号:US09978117B2
公开(公告)日:2018-05-22
申请号:US14164211
申请日:2014-01-26
Applicant: Renesas Electronics Corporation
Inventor: Manabu Koike , Akihiro Yamamoto , Atsushi Nakamura , Hideaki Kido
IPC: G06T1/60
CPC classification number: G06T1/60
Abstract: A semiconductor apparatus pertaining to one embodiment has: a first processor that operates by a first program and reads pixel data from a storage unit; a second processor that operates by a second program, performs processing to the pixel data, and writes the processed pixel data back to the storage unit; and a buffer circuit that transfers the pixel data from the first processor to the second processor.
-
公开(公告)号:US11455248B2
公开(公告)日:2022-09-27
申请号:US16868041
申请日:2020-05-06
Applicant: RENESAS ELECTRONICS CORPORATION
Inventor: Atsushi Nakamura , Akihiro Yamamoto , Kazuaki Terashima , Manabu Koike
Abstract: A semiconductor device performs a software lock-step. The semiconductor device includes a first circuit group including a first Intellectual Property (IP) to be operated in a first address space, a first bus, and a first memory, a second circuit group including a second IP to be operated in a second address space, a second bus, and a second memory, a third bus connectable to a third memory, and a transfer control circuit coupled to the first to third buses. when the software lock-step is performed, the second circuit group converts an access address from the second IP to the second memory such that an address assigned to the second memory in the second address space is a same as an address assigned to the first memory in the first address space.
-
4.
公开(公告)号:US11012617B2
公开(公告)日:2021-05-18
申请号:US16446222
申请日:2019-06-19
Applicant: RENESAS ELECTRONICS CORPORATION
Inventor: Akihiro Yamamoto
Abstract: A semiconductor device includes a distortion correction unit that performs correct distortion processing on a captured image, a SRAM that stores image data after the distortion correction processing, a filter processing unit that receives the image data after the distortion correction processing from the SRAM and that performs smoothing filter processing on the image data after the distortion correction processing, after the image data after the distortion correction processing having a size required for the smoothing filter processing is stored in the SRAM, and an image reduction unit that performs reduction processing on image data after the smoothing filter processing.
-
公开(公告)号:US09361675B2
公开(公告)日:2016-06-07
申请号:US14616726
申请日:2015-02-08
Applicant: Renesas Electronics Corporation
Inventor: Hideaki Kido , Shoji Muramatsu , Hiroyuki Hamasaki , Akihiro Yamamoto
IPC: G06K9/36 , G06K9/32 , G09G5/00 , G09G5/02 , H04N11/20 , H04N7/01 , H04N5/44 , H04N9/74 , H04N3/223 , H04N1/46 , H04N1/393 , G06T5/00 , G06T3/00 , B60R1/00 , H04N5/21
CPC classification number: H04N5/247 , B60R1/00 , B60R2300/60 , G06T3/00 , G06T3/20 , G06T5/006 , G06T2207/10016 , G06T2207/20172 , G06T2207/30252 , H04N5/21 , H04N7/18
Abstract: Means which enables image conversion in which a plurality of conversion results can be output without once saving all of video-image data, which has been input from image-pickup means, in a storage medium is provided. A single line memory having a plurality of lines is used while switching the role thereof for a reading use by a video-image converting means and a use for inputting image data from the image-pickup means. The image converting means obtains an input image, which is in the line memory, and carries out conversion of the input image based on a conversion specifying means interpreted by an instruction decoder.
-
公开(公告)号:US20150154744A1
公开(公告)日:2015-06-04
申请号:US14616726
申请日:2015-02-08
Applicant: Renesas Electronics Corporation
Inventor: Hideaki Kido , Shoji Muramatsu , Hiroyuki Hamasaki , Akihiro Yamamoto
CPC classification number: H04N5/247 , B60R1/00 , B60R2300/60 , G06T3/00 , G06T3/20 , G06T5/006 , G06T2207/10016 , G06T2207/20172 , G06T2207/30252 , H04N5/21 , H04N7/18
Abstract: Means which enables image conversion in which a plurality of conversion results can be output without once saving all of video-image data, which has been input from image-pickup means, in a storage medium is provided. A single line memory having a plurality of lines is used while switching the role thereof for a reading use by a video-image converting means and a use for inputting image data from the image-pickup means. The image converting means obtains an input image, which is in the line memory, and carries out conversion of the input image based on a conversion specifying means interpreted by an instruction decoder.
Abstract translation: 提供了一种使得能够输出多个转换结果的图像转换的装置,而不会将从图像拾取装置输入的所有视频图像数据一次存储在存储介质中。 使用具有多行的单行存储器,同时切换其角色以供视频图像转换装置的读取使用,以及用于从图像拾取装置输入图像数据的用途。 图像转换装置获得在行存储器中的输入图像,并且基于由指令解码器解释的转换指定装置来执行输入图像的转换。
-
7.
公开(公告)号:US11212435B2
公开(公告)日:2021-12-28
申请号:US17233989
申请日:2021-04-19
Applicant: RENESAS ELECTRONICS CORPORATION
Inventor: Akihiro Yamamoto
Abstract: A semiconductor device includes a distortion correction unit that performs correct distortion processing on a captured image, a SRAM that stores image data after the distortion correction processing, a filter processing unit that receives the image data after the distortion correction processing from the SRAM and that performs smoothing filter processing on the image data after the distortion correction processing, after the image data after the distortion correction processing having a size required for the smoothing filter processing is stored in the SRAM, and an image reduction unit that performs reduction processing on image data after the smoothing filter processing.
-
公开(公告)号:US10387995B2
公开(公告)日:2019-08-20
申请号:US15647805
申请日:2017-07-12
Applicant: Renesas Electronics Corporation
Inventor: Akihiro Yamamoto , Hiroyuki Hamasaki
IPC: G06T3/00 , G06K9/52 , G06T3/40 , G06T5/00 , G06T7/60 , G06T7/73 , G06T3/60 , H04N7/18 , G06K9/46
Abstract: A semiconductor device 1 includes an image input unit 11 and an image output unit 12. The image input unit 11 receives first image data from a camera 91 and outputs second image data to a memory unit 93 through a shared bus 130. The image output unit 12 receives the second image data stored in the memory unit 93 through the shared bus 130 and outputs third image data to a monitor 92. The third image data is generated by performing an affine-conversion on the first image data. Magnification processing in the affine-conversion is not performed in the image input unit 11. In this way, it is possible to provide an excellent semiconductor device suitable for image processing or the like.
-
公开(公告)号:US10108476B2
公开(公告)日:2018-10-23
申请号:US14825739
申请日:2015-08-13
Applicant: Renesas Electronics Corporation
Inventor: Motoyasu Takabatake , Akihiro Yamamoto , Atsushi Nakamura
Abstract: The execution time of a self diagnosis program is reduced. A compiler apparatus includes: a specify unit that specifies, out of a plurality of resources included in a diagnosis target apparatus, a use resource group being a set of resources used by an instruction string included in an object program executed on the diagnosis target apparatus; a determine unit that determines, in accordance with the specified use resource group, a target resource group being a set of resources to be targets of a self diagnosis in the diagnosis target apparatus; and an output unit that outputs, for causing the self diagnosis on the determined target resource group to be executed in the diagnosis target apparatus, information based on the target resource group to the diagnosis target apparatus.
-
公开(公告)号:US09721323B2
公开(公告)日:2017-08-01
申请号:US15296539
申请日:2016-10-18
Applicant: Renesas Electronics Corporation
Inventor: Akihiro Yamamoto , Hiroyuki Hamasaki
IPC: G06T3/00 , G06K9/52 , G06T3/40 , G06T5/00 , G06T7/60 , G06T7/73 , G06T3/60 , H04N7/18 , G06K9/46
CPC classification number: G06T3/0006 , G06K9/52 , G06K2009/4666 , G06T3/0087 , G06T3/40 , G06T3/60 , G06T5/006 , G06T7/60 , G06T7/73 , G06T2207/20172 , H04N7/18
Abstract: A semiconductor device 1 includes an image input unit 11 and an image output unit 12. The image input unit 11 receives first image data from a camera 91 and outputs second image data to a memory unit 93 through a shared bus 130. The image output unit 12 receives the second image data stored in the memory unit 93 through the shared bus 130 and outputs third image data to a monitor 92. The third image data is generated by performing an affine-conversion on the first image data. Magnification processing in the affine-conversion is not performed in the image input unit 11. In this way, it is possible to provide an excellent semiconductor device suitable for image processing or the like.
-
-
-
-
-
-
-
-
-