中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

4 records (took 0.017 seconds)

    SYSTEMS, METHODS, AND DEVICES FOR PROVIDING POWER TO DEVICES THROUGH CONNECTORS
    1.
    发明申请
    SYSTEMS, METHODS, AND DEVICES FOR PROVIDING POWER TO DEVICES THROUGH CONNECTORS 有权

    公开(公告)号：US20210026428A1

    公开(公告)日：2021-01-28

    申请号：US16920417

    申请日：2020-07-02

    Applicant: Samsung Electronics Co., Ltd.

    Inventor： Sompong Paul OLARIG ,  Matthew BRYSON ,  Stephen FISCHER

    IPC: G06F1/26 ,  G06F1/3228 ,  G06F1/3215 ,  G06F1/3296

    Abstract: A method may include coupling a device to a host through a connector, receiving, by a host controller, a request for boost power from the device, determining, by the host controller, an amount of surplus power available from one or more power sources arranged to provide power to the device through the connector, and allocating at least a portion of the surplus power to the device as boost power. The method may further include negotiating an amount of the boost power based on the amount of surplus power available from the one or more power sources. The method may further include monitoring a power consumption of the device, and reducing a total power allocation to the device based on the power consumption of the device.

    DEVICES CAPABLE OF DETECTING AND ALLOCATING POWER AND ASSOCIATED METHOD
    3.
    发明申请
    DEVICES CAPABLE OF DETECTING AND ALLOCATING POWER AND ASSOCIATED METHOD 有权

    公开(公告)号：US20210405733A1

    公开(公告)日：2021-12-30

    申请号：US17023360

    申请日：2020-09-16

    Applicant: Samsung Electronics Co., Ltd.

    Inventor： Sompong Paul OLARIG ,  Matthew BRYSON ,  Stephen FISCHER

    IPC: G06F1/3287 ,  H02J1/14

    Abstract: A device capable of self-detecting and self-allocating additional power and associated method are disclosed. The device includes a first module to route current from first power pins to a voltage rail having the first voltage level. The device includes a second module coupled to second power pins associated with a second voltage level. The second module routes current from the second power pins to the voltage rail having the first voltage level via a connecting voltage rail. The method includes determining, by the device, whether or not a presence of unused power pins is detected. Based on the detection, the method includes calculating a total amount of available additional power, repurposing the unused power pins as actively used power pins, and updating a power budget value based on the total amount of available additional power. The device may dynamically allocate power to accelerators based on a power allocation table and the power budget value.

    NOVEL SSD ARCHITECTURE FOR FPGA BASED ACCELERATION
    4.
    发明申请
    NOVEL SSD ARCHITECTURE FOR FPGA BASED ACCELERATION 审中-公开

    公开(公告)号：US20190272250A1

    公开(公告)日：2019-09-05

    申请号：US16124182

    申请日：2018-09-06

    Applicant: Samsung Electronics Co., Ltd.

    Inventor： Ramdas P. KACHARE ,  Stephen FISCHER ,  Fred WORLEY ,  Sompong Paul OLARIG

    IPC: G06F13/42 ,  G06F9/445 ,  G06F13/16

    Abstract: A system is disclosed. The system may include a processor running an application program and a memory storing data being used by the application program. An upstream endpoint enables communication with the processor; two downstream root ports enable communication with a storage device. The system may also include an acceleration module implemented using hardware and including an Acceleration Platform Manager (APM-F) to execute an acceleration instruction. The storage device may include two endpoints of the storage device for communicating with the acceleration module, a controller to manage operations of the storage device, storage for application data for the application program, and a storage device Acceleration Platform Manager (APM-S) to assist the APM-F in executing the acceleration instruction. The processor, the acceleration module, and the storage device may communicate via a Peripheral Component Interconnect Exchange (PCIe) bus. The acceleration module may support performing the acceleration instruction on the application data on the storage device for the application program without loading the application data into the memory.

Patent Agency Ranking