METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE INCLUDING DOUBLE PATTERNING PROCESS

    公开(公告)号:US20240130212A1

    公开(公告)日:2024-04-18

    申请号:US18379828

    申请日:2023-10-13

    CPC classification number: H10K71/233

    Abstract: A method of manufacturing a semiconductor device, including forming a plurality of first organic patterns spaced apart from one another in one direction on a supporting layer, wherein the plurality of first organic patterns include ion-implanted patterns, forming a plurality of inorganic patterns on the supporting layer that are in contact with the plurality of first organic patterns and spaced apart from one other in the one direction, wherein the inorganic patterns include ion-implanted patterns, forming a plurality of second organic patterns arranged between the plurality of inorganic patterns on the supporting layer, wherein the second organic patterns include ion-implanted patterns, and selectively etching the ion-implanted inorganic patterns to form a plurality of space patterns that are arranged between the ion-implanted first organic patterns and the ion-implanted second organic patterns.

Patent Agency Ranking