利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

25 条记录 (耗时 0.017 秒)

    REVERSE MAP LOGGING IN PHYSICAL MEDIA
    1.
    发明申请
    REVERSE MAP LOGGING IN PHYSICAL MEDIA 审中-公开

    公开(公告)号：US20180349266A1

    公开(公告)日：2018-12-06

    申请号：US15609198

    申请日：2017-05-31

    申请人： Seagate Technology, LLC

    发明人： Timothy Canepa ,  Ryan J. Goss ,  Stephen Hanna

    IPC分类号： G06F12/02 ,  G06F3/06

    CPC分类号： G06F12/0246 ,  G06F3/061 ,  G06F3/065 ,  G06F3/0655 ,  G06F3/0688 ,  G06F2212/7201

    摘要： Method and apparatus for managing data such as in a flash memory. In some embodiments, a memory module electronics (MME) circuit writes groups of user data blocks to consecutive locations within a selected section of a non-volatile memory (NVM), and concurrently writes a directory map structure as a sequence of map entries distributed among the groups of user data blocks. Each map entry stores address information for the user data blocks in the associated group and a pointer to a subsequent map entry in the sequence. A control circuit accesses a first map entry in the sequence and uses the address information and pointer in the first map entry to locate the remaining map entries and the locations of the user data blocks in the respective groups. Lossless data compression may be applied to the groups prior to writing.

    Reverse map logging in physical media
    7.
    发明授权
    Reverse map logging in physical media 有权

    公开(公告)号：US10229052B2

    公开(公告)日：2019-03-12

    申请号：US15609198

    申请日：2017-05-31

    申请人： Seagate Technology, LLC

    发明人： Timothy Canepa ,  Ryan J. Goss ,  Stephen Hanna

    IPC分类号： G06F12/02 ,  G06F3/06

    摘要： Method and apparatus for managing data such as in a flash memory. In some embodiments, a memory module electronics (MME) circuit writes groups of user data blocks to consecutive locations within a selected section of a non-volatile memory (NVM), and concurrently writes a directory map structure as a sequence of map entries distributed among the groups of user data blocks. Each map entry stores address information for the user data blocks in the associated group and a pointer to a subsequent map entry in the sequence. A control circuit accesses a first map entry in the sequence and uses the address information and pointer in the first map entry to locate the remaining map entries and the locations of the user data blocks in the respective groups. Lossless data compression may be applied to the groups prior to writing.

    Hardware based map acceleration using forward and reverse cache tables
    8.
    发明授权
    Hardware based map acceleration using forward and reverse cache tables 有权

    公开(公告)号：US10126964B2

    公开(公告)日：2018-11-13

    申请号：US15605442

    申请日：2017-05-25

    申请人： Seagate Technology LLC

    发明人： Jeffrey Munsil ,  Jackson Ellis ,  Ryan J. Goss

    IPC分类号： G06F12/00 ,  G06F3/06 ,  G06F12/0873 ,  G06F12/0811

    摘要： Apparatus and method for managing map data in a data storage device. A programmable processor issues a find command to locate and place a requested map page of a map structure into a first cache to service a received host command. A non-programmable hardware circuit searches a forward table to determine whether the requested map page is in a second cache, and if so, loads the map page to the first cache. If not, the hardware circuit requests the requested map page from a back end processor which retrieves the requested map page from a non-volatile memory (NVM), such as a flash memory array. The hardware circuit searches a reverse table and the first cache to select a candidate location in the second cache for the retrieved requested map page from the NVM, and directs the storage of a copy of the requested map page at the candidate location.

    Pre-suspend before program in a non-volatile memory (NVM)
    9.
    发明授权
    Pre-suspend before program in a non-volatile memory (NVM) 有权

    公开(公告)号：US12086462B2

    公开(公告)日：2024-09-10

    申请号：US17381342

    申请日：2021-07-21

    申请人： Seagate Technology LLC

    发明人： Jonathan M. Henze ,  Ryan J. Goss

    IPC分类号： G06F3/06 ,  G06F12/02

    CPC分类号： G06F3/0659 ,  G06F3/0604 ,  G06F3/0676 ,  G06F3/0679 ,  G06F12/0253

    摘要： Method and apparatus for managing data in a storage device, such as a solid-state drive (SSD). An apparatus includes a main non-volatile memory (NVM) such as a NAND flash memory. A host command queue lists pending data transfer commands to transfer data between the NVM and a host. For each write command received by the NVM to store write data to an associated target location, a controller examines the host command queue. Based on this review, the controller may direct the NVM to read data adjacent the associated target location to which data are to be written by the write command and to transfer the read data to a read cache. The read data may use some or all of the same resources used to store the write data to the NVM. The read data may be subsequently transferred from the read cache to the host.

    Collision reduction through just-in-time resource allocation
    10.
    发明授权
    Collision reduction through just-in-time resource allocation 有权

    公开(公告)号：US11698734B2

    公开(公告)日：2023-07-11

    申请号：US17380708

    申请日：2021-07-20

    申请人： Seagate Technology LLC

    发明人： Jonathan M. Henze ,  Jeffrey J. Pream ,  Ryan J. Goss

    IPC分类号： G06F3/06

    CPC分类号： G06F3/0631 ,  G06F3/0619 ,  G06F3/0655 ,  G06F3/0679

    摘要： Method and apparatus for managing data in a storage device, such as a solid-state drive (SSD). In some embodiments, a main memory has memory cells arranged on dies arranged as die sets accessible using parallel channels. A controller is configured to arbitrate resources required by access commands to transfer data to or from the main memory using the parallel channels, to monitor an occurrence rate of collisions between commands requiring an overlapping set of the resources, and to adjust a ratio among different types of commands executed by the controller responsive to the occurrence rate of the collisions. In further embodiments, the controller may divide a full command into multiple partial commands, each of which are executed as the associated system resources become available. In some cases, the ratio is established between read commands and write commands issued to the main memory.