利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

14 条记录 (耗时 0.024 秒)

    Network device mimic support
    1.
    发明授权
    Network device mimic support 有权

    公开(公告)号：US07552239B2

    公开(公告)日：2009-06-23

    申请号：US09853767

    申请日：2001-05-14

    申请人： Sebastien A. Jean ,  Don Francis Purpura ,  Neil Y. Iwamoto

    发明人： Sebastien A. Jean ,  Don Francis Purpura ,  Neil Y. Iwamoto

    IPC分类号： G06F15/16 ,  G06F15/177 ,  G06F15/173 ,  G06F3/12 ,  H04L12/28

    CPC分类号： H04L29/06 ,  H04L29/08846 ,  H04L41/00 ,  H04L67/2814 ,  H04L67/2819 ,  H04L67/2871 ,  H04L69/329

    摘要： The mimicking of network devices in a computing device having first and second network interface cards, the first network interface card connecting the computing device to an external network and the second network interface card connecting the computing device to a local network. The invention includes receiving an incoming message from a client network device residing on the external network, the incoming message being directed to a legacy network device residing on the local network, and determining if the incoming message requires a function provided by an application module residing in the computing device. In the case that the incoming message requires a function provided by the application module, the incoming message is redirected to the application module which performs the required function in response to the incoming message. In the case that the incoming message does not require a function provided by the application module, the incoming message is passed through the local network to the legacy network device residing on the local network.

    Generating and using an enhanced initialization vector
    3.
    发明授权
    Generating and using an enhanced initialization vector 有权

    公开(公告)号：US09959216B2

    公开(公告)日：2018-05-01

    申请号：US14022779

    申请日：2013-09-10

    申请人： Sebastien A. Jean

    发明人： Sebastien A. Jean

    IPC分类号： G06F11/30 ,  G06F12/14 ,  H04L9/06 ,  G06F21/60 ,  G06F21/79

    CPC分类号： G06F12/1408 ,  G06F21/602 ,  G06F21/79 ,  G06F2212/214 ,  H04L9/0637

    摘要： Embodiments for generating and using an enhanced initialization vector are disclosed. In one embodiment, data and a record identifier to which the data is to be written are received. An initialization vector for encrypting the data is then generated. The initialization vector is based on the record identifier and a value that changes every time that the record identifier is to be written to. The value can be generated, for example, by a counter that increments every time the record identifier is to be written to or by a random number generator that generates a random number every time the record identifier is to be written to. In some embodiments, the generated initialization vector is also based on a second value, such as, for example, a value that is shared by other storage modules or a value that is unique to the storage module.

    Systems and methods for improved data management in data storage systems
    4.
    发明授权
    Systems and methods for improved data management in data storage systems 有权
    数据存储系统中改进数据管理的系统和方法

    公开(公告)号：US09195530B1

    公开(公告)日：2015-11-24

    申请号：US13226437

    申请日：2011-09-06

    申请人： Sebastien A. Jean

    发明人： Sebastien A. Jean

    IPC分类号： G06F11/00 ,  G06F11/07 ,  G06F11/16 ,  G06F13/40

    CPC分类号： G06F11/1012 ,  G06F11/0727 ,  G06F11/108 ,  G06F13/4027 ,  G06F2201/845

    摘要： A controller-bridge architecture in which a bridge device coupled with the non-volatile memory (NVM) handles inline read-modify-write function under instructions from a controller device is disclosed. In some embodiments, instead of transferring an entire range of data (e.g., a whole NVM page) across a bus between the bridge and the controller twice (once before and once after modification), only the modification data is sent by the controller to the bridge across the bus. The bridge in some embodiments also handles error correction and/or RAID parity striping in the read-modify-write process.

    摘要翻译： 公开了一种控制器桥结构，其中与非易失性存储器（NVM）耦合的桥接器件在来自控制器设备的指令下处理串行读取 - 修改 - 写入功能。 在一些实施例中，不是跨桥和控制器之间的总线两次（一次修改之后和之后）传输整个数据范围（例如，整个NVM页面），只有修改数据由控制器发送到 跨越公共汽车的桥梁 在一些实施例中，桥接器还处理读 - 修改 - 写入处理中的纠错和/或RAID奇偶校验条带。

    Systems and methods for error injection in data storage systems
    5.
    发明授权
    Systems and methods for error injection in data storage systems 有权
    数据存储系统中错误注入的系统和方法

    公开(公告)号：US08707104B1

    公开(公告)日：2014-04-22

    申请号：US13297089

    申请日：2011-11-15

    申请人： Sebastien A. Jean

    发明人： Sebastien A. Jean

    IPC分类号： G06F11/00

    CPC分类号： G06F11/2215 ,  G06F11/0793 ,  G06F11/1048 ,  G11C16/00 ,  G11C29/12 ,  G11C29/38

    摘要： Embodiments of the solid-state storage system provided herein are configured to perform improved mechanisms for testing of error recovery of solid state storage devices. In some embodiments, the system is configured to introduce or inject errors into data storage commands or operations performed in the non-volatile memory. Injected errors include corruption of data stored in the non-volatile memory, deliberate failure to execute storage operations, and errors injected into communication protocols used between various elements of the device. In some embodiments, injected errors can include direct errors that trigger an immediate execution of error recovery mechanisms and delayed errors that trigger execution of error recovery mechanisms at a later time. Error recovery mechanisms can be tested in an efficient, reliable, and deterministic manner to help ensure effective operation of storage devices. The integrity of non-volatile memory can also be tested.

    摘要翻译： 本文提供的固态存储系统的实施例被配置为执行用于测试固态存储设备的错误恢复的改进机制。 在一些实施例中，系统被配置为将错误引入或注入到在非易失性存储器中执行的数据存储命令或操作中。 注入的错误包括存储在非易失性存储器中的数据的损坏，故意执行存储操作的故障以及注入到设备的各种元件之间使用的通信协议中的错误。 在一些实施例中，注入的错误可以包括触发立即执行错误恢复机制的直接错误和在稍后时间触发错误恢复机制的执行的延迟错误。 可以以有效，可靠和确定性的方式测试错误恢复机制，以帮助确保存储设备的有效运行。 也可以测试非易失性存储器的完整性。

    SYSTEMS AND METHODS FOR AN ENHANCED CONTROLLER ARCHITECTURE IN DATA STORAGE SYSTEMS
    6.
    发明申请
    SYSTEMS AND METHODS FOR AN ENHANCED CONTROLLER ARCHITECTURE IN DATA STORAGE SYSTEMS 有权
    数据存储系统中增强型控制器架构的系统与方法

    公开(公告)号：US20130060981A1

    公开(公告)日：2013-03-07

    申请号：US13226393

    申请日：2011-09-06

    申请人： Robert L. Horn ,  Sebastien A. Jean

    发明人： Robert L. Horn ,  Sebastien A. Jean

    IPC分类号： G06F13/16 ,  G06F12/02

    CPC分类号： G06F15/17337 ,  G06F3/0613 ,  G06F3/0658 ,  G06F3/0659 ,  G06F3/0679 ,  G06F3/068 ,  G06F12/0246 ,  G06F13/16

    摘要： Disclosed herein is a controller architecture that pairs a controller with a NVM (non-volatile memory) storage system over a high-level, high speed interface such as PCIe. In one embodiment, the NVM storage system includes a bridge that communicates with the controller via the high-level interface, and controls the NVM via an interface (e.g., ONFI). The controller is provided a rich set of physical level of controls over individual elements of the NVM. In one embodiment, the controller is implemented in a higher powered processor that supports advanced functions such as mapping, garbage collection, wear leveling, etc. In one embodiment, the bridge is implemented in a lower powered processor and performs basic signal processing, channel management, basic error correction functions, etc. This labor division provides the controller physical control of the NVM over a fast, high-level interface, resulting in the controller managing the NVM at both the page and block level.

    摘要翻译： 这里公开了一种控制器架构，其通过诸如PCIe的高级别高速接口将控制器与NVM（非易失性存储器）存储系统进行配对。 在一个实施例中，NVM存储系统包括经由高级接口与控制器进行通信的桥接器，并且经由接口（例如，ONFI）来控制NVM。 控制器提供了一组丰富的对NVM的各个元素的物理控制级别。 在一个实施例中，控制器在支持诸如映射，垃圾回收，磨损均衡等高级功能的较高功率处理器中实现。在一个实施例中，桥接器以较低功率的处理器实现，并执行基本信号处理，信道管理 ，基本纠错功能等。这个劳动部门通过快速，高级别的接口提供控制器对NVM的物理控制，从而使控制器在页面和块级别上管理NVM。

    Systems and methods for providing inline parameter service in data storage devices
    7.
    发明授权
    Systems and methods for providing inline parameter service in data storage devices 有权
    在数据存储设备中提供内联参数服务的系统和方法

    公开(公告)号：US09053008B1

    公开(公告)日：2015-06-09

    申请号：US13430447

    申请日：2012-03-26

    申请人： Robert L. Horn ,  Sebastien A. Jean

    发明人： Robert L. Horn ,  Sebastien A. Jean

    IPC分类号： G06F12/02

    CPC分类号： G06F12/0246 ,  G06F3/06 ,  G06F13/385 ,  G06F13/4027 ,  G06F2212/7208 ,  G06F2213/0026 ,  G06F2213/3804

    摘要： Disclosed herein is a controller architecture that pairs a controller with a NVM (non-volatile memory) storage system over a high-level, high speed interface such as PCIe. In one embodiment, the NVM storage system includes a bridge that communicates with the controller via the high-level interface, and controls the NVM via an interface. The controller is provided a rich set of physical level of controls over individual elements of the NVM. In one embodiment, the controller includes a volatile memory (e.g., DRAM) that stores parameters related to the operation of the NVM as provided by the bridge. The parameters may be related to optimizing use of the NVM and are automatically appended by the controller to appropriate data storage commands to the bridge. The parameters may be stored in a table format in which each entry is indexed by a physical address of the NVM.

    摘要翻译： 这里公开了一种控制器架构，其通过诸如PCIe的高级别高速接口将控制器与NVM（非易失性存储器）存储系统进行配对。 在一个实施例中，NVM存储系统包括经由高级接口与控制器通信的桥接器，并且经由接口来控制NVM。 控制器提供了一组丰富的对NVM的各个元素的物理控制级别。 在一个实施例中，控制器包括易失性存储器（例如DRAM），其存储与由桥提供的NVM的操作相关的参数。 这些参数可能与NVM的优化使用有关，并且由控制器自动附加到适用于桥接器的数据存储命令。 参数可以以表格格式存储，其中每个条目由NVM的物理地址索引。

    Generating and Using an Enhanced Initialization Vector
    8.
    发明申请
    Generating and Using an Enhanced Initialization Vector 有权
    生成和使用增强的初始化向量

    公开(公告)号：US20150074426A1

    公开(公告)日：2015-03-12

    申请号：US14022779

    申请日：2013-09-10

    申请人： Sebastien A. Jean

    发明人： Sebastien A. Jean

    IPC分类号： G06F12/14 ,  H04L9/08

    CPC分类号： G06F12/1408 ,  G06F21/602 ,  G06F21/79 ,  G06F2212/214 ,  H04L9/0637

    摘要： Embodiments for generating and using an enhanced initialization vector are disclosed. In one embodiment, data and a record identifier to which the data is to be written are received. An initialization vector for encrypting the data is then generated. The initialization vector is based on the record identifier and a value that changes every time that the record identifier is to be written to. The value can be generated, for example, by a counter that increments every time the record identifier is to be written to or by a random number generator that generates a random number every time the record identifier is to be written to. In some embodiments, the generated initialization vector is also based on a second value, such as, for example, a value that is shared by other storage modules or a value that is unique to the storage module.

    摘要翻译： 公开了用于产生和使用增强的初始化向量的实施例。 在一个实施例中，接收要写入数据的数据和记录标识符。 然后生成用于加密数据的初始化向量。 初始化向量基于记录标识符和每次要记录记录标识符被改变的值。 该值可以例如由计数器生成，每当每次记录标识符被写入时，计数器都会增加，或者每当记录标识符被写入时产生随机数的随机数生成器。 在一些实施例中，生成的初始化向量也基于第二值，诸如例如由其他存储模块共享的值或存储模块唯一的值。

    Systems and methods for an enhanced controller architecture in data storage systems
    9.
    发明授权
    Systems and methods for an enhanced controller architecture in data storage systems 有权
    数据存储系统中增强型控制器架构的系统和方法

    公开(公告)号：US08700834B2

    公开(公告)日：2014-04-15

    申请号：US13226393

    申请日：2011-09-06

    申请人： Robert L. Horn ,  Sebastien A. Jean

    发明人： Robert L. Horn ,  Sebastien A. Jean

    IPC分类号： G06F13/00 ,  G06F13/28

    CPC分类号： G06F15/17337 ,  G06F3/0613 ,  G06F3/0658 ,  G06F3/0659 ,  G06F3/0679 ,  G06F3/068 ,  G06F12/0246 ,  G06F13/16

    摘要： Disclosed herein is a controller architecture that pairs a controller with a NVM (non-volatile memory) storage system over a high-level, high speed interface such as PCIe. In one embodiment, the NVM storage system includes a bridge that communicates with the controller via the high-level interface, and controls the NVM via an interface (e.g., ONFI). The controller is provided a rich set of physical level of controls over individual elements of the NVM. In one embodiment, the controller is implemented in a higher powered processor that supports advanced functions such as mapping, garbage collection, wear leveling, etc. In one embodiment, the bridge is implemented in a lower powered processor and performs basic signal processing, channel management, basic error correction functions, etc. This labor division provides the controller physical control of the NVM over a fast, high-level interface, resulting in the controller managing the NVM at both the page and block level.

    摘要翻译： 这里公开了一种控制器架构，其通过诸如PCIe的高级别高速接口将控制器与NVM（非易失性存储器）存储系统进行配对。 在一个实施例中，NVM存储系统包括经由高级接口与控制器进行通信的桥接器，并且经由接口（例如，ONFI）来控制NVM。 控制器提供了一组丰富的对NVM的各个元素的物理控制级别。 在一个实施例中，控制器在支持诸如映射，垃圾回收，磨损均衡等高级功能的较高功率处理器中实现。在一个实施例中，桥接器以较低功率的处理器实现，并执行基本信号处理，信道管理 ，基本纠错功能等。这个劳动部门通过快速，高级别的接口提供控制器对NVM的物理控制，从而使控制器在页面和块级别上管理NVM。