利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

55 条记录 (耗时 0.023 秒)

    POWER ADJUSTMENT OF IN-PHASE AND QUADRATURE COMPONENTS AT A COHERENT OPTICAL RECEIVER
    1.
    发明申请
    POWER ADJUSTMENT OF IN-PHASE AND QUADRATURE COMPONENTS AT A COHERENT OPTICAL RECEIVER 有权
    在相邻光接收机上进行相间和相位分量的功率调整

    公开(公告)号：US20130101300A1

    公开(公告)日：2013-04-25

    申请号：US13637481

    申请日：2011-03-24

    申请人： Stefan Weisser ,  Silvio Cucchi ,  Carlo Costantini ,  Noriaki Kaneda ,  Andreas Leven

    发明人： Stefan Weisser ,  Silvio Cucchi ,  Carlo Costantini ,  Noriaki Kaneda ,  Andreas Leven

    IPC分类号： H04B10/06

    CPC分类号： H04B10/616 ,  H03G3/3084 ,  H04B10/60 ,  H04B10/613 ,  H04B10/6931 ,  H04L27/2096 ,  H04L27/3809 ,  H04L27/3818

    摘要： It is disclosed an optical coherent receiver for an optical communication network. The optical coherent receiver is configured to receive a modulated optical signal and to process it for generating an in-phase component and a quadrature component. The optical coherent receiver comprises a power adjuster in turn comprising a multiplying unit and a retroactively connected digital circuit. The multiplying unit is configured to multiply the in-phase and quadrature components by in-phase and quadrature gains, respectively, thereby providing power-adjusted in-phase and quadrature components. The digital circuit is configured to compute: a common gain indicative of a sum of the powers of the power-adjusted in-phase and quadrature components; a differential gain indicative of a difference between the powers of the power-adjusted in-phase and quadrature components; and the in-phase and quadrature gains as a product and a ratio, respectively, between the common gain and the differential gain.

    摘要翻译： 公开了一种用于光通信网络的光学相干接收机。 光学相干接收器被配置为接收经调制的光信号并且处理它以产生同相分量和正交分量。 光学相干接收机包括功率调节器，其依次包括乘法单元和追溯连接的数字电路。 乘法单元被配置为分别将同相和正交分量乘以同相和正交增益，从而提供功率调整的同相和正交分量。 数字电路被配置为计算：表示功率调整的同相和正交分量的功率之和的公共增益; 指示功率调整的同相和正交分量的功率之间的差的差分增益; 以及同相和正交增益作为公共增益和差分增益之间的乘积和比率。

    Equipment protection method and apparatus
    3.
    发明授权
    Equipment protection method and apparatus 有权
    设备保护方法及装置

    公开(公告)号：US08429511B2

    公开(公告)日：2013-04-23

    申请号：US12592140

    申请日：2009-11-18

    申请人： Silvio Cucchi ,  Giuseppe Badalucco ,  Carlo Costantini ,  Riccardo Gemelli ,  Luigi Ronchetti

    发明人： Silvio Cucchi ,  Giuseppe Badalucco ,  Carlo Costantini ,  Riccardo Gemelli ,  Luigi Ronchetti

    IPC分类号： G06F11/00

    CPC分类号： H04Q3/68 ,  H04L49/101 ,  H04L49/552 ,  H04Q3/54558

    摘要： Equipment protection of a switch matrix (SM) in a network node, which contains a number of matrix modules (M1.1-M4.4, E1.5-E4.6) is achieved by slicing an input signal into k parallel signal slices (x(0)-x(3)) with k>2; coding the k signal slices into a number of n coded signal slices (x(0)-x(5)) with n>k+1 using an error correcting code to add redundancy to said input signal; switching said n coded signal slices through the switching matrix (SM) via n distinct matrix modules; and decoding the n coded signal slices into k decoded signal slices to correct errors introduced while passing through said switch matrix. Preferably, the switch matrix (SM) contains a first number of matrix boards (MB1-MB4, EB5, EB6), each carrying a second number of matrix modules (M1.1-M4.4, E1.5-E4.6). The n coded signal slices are switched via matrix modules on n distinct matrix boards.

    摘要翻译： 通过将输入信号分割成k个并行信号片段来实现包含多个矩阵模块（M1.1-M4.4，E1.5-E4.6）的网络节点中的开关矩阵（SM）的设备保护 （x（0）-x（3）），k> 2; 使用纠错码将k个信号片段编码为具有n> k + 1的n个编码信号片（x（0）-x（5））的数量，以向所述输入信号添加冗余; 通过开关矩阵（SM）通过n个不同的矩阵模块切换所述n个编码信号片; 以及将所述n个编码信号片段解码为k个解码信号片，以校正通过所述开关矩阵时引入的错误。 优选地，开关矩阵（SM）包含第一数量的矩阵板（MB1-MB4，EB5，EB6），每个矩阵板承载第二数量的矩阵模块（M1.1-M4.4，E1.5-E4.6） 。 通过n个不同矩阵板上的矩阵模块切换n个编码信号片。

    METHOD, DEVICE AND NETWORK ELEMENT FOR DECODING AN INFORMATION WORD FROM A CODED WORD
    4.
    发明申请
    METHOD, DEVICE AND NETWORK ELEMENT FOR DECODING AN INFORMATION WORD FROM A CODED WORD 审中-公开
    用于从编码字解码信息字的方法，装置和网络单元

    公开(公告)号：US20080267281A1

    公开(公告)日：2008-10-30

    申请号：US12107754

    申请日：2008-04-22

    申请人： Carlo COSTANTINI ,  Luigi Ronchetti ,  Silvio Cucchi

    发明人： Carlo COSTANTINI ,  Luigi Ronchetti ,  Silvio Cucchi

    IPC分类号： H04B1/66

    CPC分类号： H03M13/09 ,  H04L1/0045 ,  H04L1/0057 ,  H04L1/007 ,  H04L1/0072 ,  H04L2001/0093

    摘要： It is disclosed a method for decoding an information word from a set of coded words. The method comprises the steps of receiving a coded word, of selecting a coded word having the minimum distance from the received coded word from a pre-configured sub-set of the set of the coded words, wherein the sub-set is configured to at least two coded words having each other a distance higher than the minimum distance between the coded words of the set, and of decoding the information word from the selected coded word.

    摘要翻译： 公开了一种从一组编码字解码信息字的方法。 该方法包括以下步骤：接收编码字，从编码字集合的预先配置的子集中选择具有来自接收到的编码字的最小距离的编码字，其中该子集被配置为 至少两个编码字彼此具有比集合的编码字之间的最小距离高的距离，以及从所选择的编码字解码信息字。

    Method and apparatus for interfacing a parallel connection
    5.
    发明授权
    Method and apparatus for interfacing a parallel connection 失效

    公开(公告)号：US07126943B2

    公开(公告)日：2006-10-24

    申请号：US10180126

    申请日：2002-06-27

    申请人： Silvio Cucchi ,  Luigi Ronchetti ,  Carlo Costantini

    发明人： Silvio Cucchi ,  Luigi Ronchetti ,  Carlo Costantini

    IPC分类号： H04Q11/02 ,  H04J1/00 ,  H04J3/04 ,  H04J14/00

    CPC分类号： H04L1/0065 ,  H04J3/1611 ,  H04J3/1635 ,  H04L25/14 ,  Y10S370/907

    摘要： A method and apparatus for interfacing a parallel connection, the parallel connection transmitting high bit-rate signals for a short distance. The method comprises: receiving a synchronous N-bits input data flow at a first input frequency; inserting said input data flow into parallel packets having a given length; and outputting said packets having a given length at a second output frequency onto a M-wires parallel connection. The method further comprises the steps of: defining an elementary packet comprising M lines and B+1 columns; defining a parallel packet by employing an integer number of said elementary packets, said number of elementary packets being chosen in order to maintain a constant phase relationship between the input frequency and the output frequency according to a number of parity lines in the elementary packet and to a code factor onto the parallel connection; inserting the input data flow into said parallel packet; and sending said parallel packet with the input data flow inserted therein into said parallel connection.

    Method and encoder for implementing a fully protected multidimensional linear block code
    6.
    发明授权
    Method and encoder for implementing a fully protected multidimensional linear block code 有权
    用于实现完全受保护的多维线性块码的方法和编码器

    公开(公告)号：US07127658B2

    公开(公告)日：2006-10-24

    申请号：US10622551

    申请日：2003-07-21

    申请人： Silvio Cucchi ,  Carlo Costantini

    发明人： Silvio Cucchi ,  Carlo Costantini

    IPC分类号： H03M13/27 ,  H03M13/29

    CPC分类号： H03M13/2721 ,  H03M13/271 ,  H03M13/2912

    摘要： A method is described for implementing a multidimensional linear block code on a frame of information symbols to be transmitted through a transmission system, the information symbols being organized in a frame with a number of columns and a number of rows. The method includes the steps of adding to the frame of information symbols a number of columns of redundancy symbols of a length equal to the number of rows of the frame of symbols to be transmitted; and of identifying the horizontal sequences, or rows, of information symbols and redundancy symbols as first code words. The redundancy symbols are constructed in such a way that, by interleaving the frame of information symbols and redundancy symbols, using a permutation of the elements within the columns, the rows of information symbols and redundancy symbols produced from the permuted columns form second code words. Conveniently, such operation may be repeated to obtain multidimensional codes.

    摘要翻译： 描述了一种用于在要通过传输系统传输的信息符号的帧上实现多维线性块码的方法，信息符号被组织在具有多个列和多个行的帧中。 该方法包括以下步骤：向信息符号的帧添加长度等于要发送的符号帧的行数的冗余码元列数; 并且将信息符号和冗余符号的水平序列或行识别为第一码字。 冗余符号被构造成使得通过使用信息符号和冗余符号的帧来交织列内的元素的排列，从排列列产生的信息符号行和冗余符号行形成第二代码字。 方便地，可以重复这种操作以获得多维代码。

    Equipment protection method and apparatus
    7.
    发明申请
    Equipment protection method and apparatus 有权
    设备保护方法及装置

    公开(公告)号：US20100138711A1

    公开(公告)日：2010-06-03

    申请号：US12592140

    申请日：2009-11-18

    申请人： Silvio Cucchi ,  Giuseppe Badalucco ,  Carlo Costantini ,  Riccardo Gemelli ,  Luigi Ronchetti

    发明人： Silvio Cucchi ,  Giuseppe Badalucco ,  Carlo Costantini ,  Riccardo Gemelli ,  Luigi Ronchetti

    IPC分类号： G06F11/00

    CPC分类号： H04Q3/68 ,  H04L49/101 ,  H04L49/552 ,  H04Q3/54558

    摘要： Equipment protection of a switch matrix (SM) in a network node, which contains a number of matrix modules (M1.1-M4.4, E1.5-E4.6) is achieved by slicing an input signal into k parallel signal slices (x(0)-x(3)) with k>2; coding the k signal slices into a number of n coded signal slices (x(0)-x(5)) with n>k+1 using an error correcting code to add redundancy to said input signal; switching said n coded signal slices through the switching matrix (SM) via n distinct matrix modules; and decoding the n coded signal slices into k decoded signal slices to correct errors introduced while passing through said switch matrix. Preferably, the switch matrix (SM) contains a first number of matrix boards (MB1-MB4, EB5, EB6), each carrying a second number of matrix modules (M1.1-M4.4, E1.5-E4.6). The n coded signal slices are switched via matrix modules on n distinct matrix boards.

    摘要翻译： 通过将输入信号分割成k个并行信号片段来实现包含多个矩阵模块（M1.1-M4.4，E1.5-E4.6）的网络节点中的开关矩阵（SM）的设备保护 （x（0）-x（3）），k> 2; 使用纠错码将k个信号片段编码为具有n> k + 1的n个编码信号片（x（0）-x（5））的数量，以向所述输入信号添加冗余; 通过开关矩阵（SM）通过n个不同的矩阵模块切换所述n个编码信号片; 以及将所述n个编码信号片段解码为k个解码信号片，以校正通过所述开关矩阵时引入的错误。 优选地，开关矩阵（SM）包含第一数量的矩阵板（MB1-MB4，EB5，EB6），每个矩阵板承载第二数量的矩阵模块（M1.1-M4.4，E1.5-E4.6） 。 通过n个不同矩阵板上的矩阵模块切换n个编码信号片。

    System for eliminating the affected by transmission errors in a digital stream
    8.
    发明授权
    System for eliminating the affected by transmission errors in a digital stream 失效
    用于消除数字流中传输错误的影响的系统

    公开(公告)号：US5684840A

    公开(公告)日：1997-11-04

    申请号：US229362

    申请日：1994-04-18

    申请人： Silvio Cucchi ,  Carlo Costantini

    发明人： Silvio Cucchi ,  Carlo Costantini

    IPC分类号： H04L1/00 ,  H04B1/10

    CPC分类号： H04L1/00

    摘要： A system for eliminating the effects of transmission errors in a digital stream is characterized by the presence of a predictor. The output signal of this system is taken from a predicted signal during the presence of errors and from the received signal when the errors are not present.

    摘要翻译： 用于消除数字流中的传输错误的影响的系统的特征在于存在预测器。 该系统的输出信号取决于存在错误期间的预测信号，并且在不存在错误时从接收信号中获取。

    Clock generation using a fractional phase detector
    9.
    发明授权
    Clock generation using a fractional phase detector 有权
    使用分数相位检测器的时钟生成

    公开(公告)号：US07917797B2

    公开(公告)日：2011-03-29

    申请号：US12125270

    申请日：2008-05-22

    申请人： Paolo Novellini ,  Silvio Cucchi ,  Giovanni Guasti

    发明人： Paolo Novellini ,  Silvio Cucchi ,  Giovanni Guasti

    IPC分类号： G06F1/08

    CPC分类号： H03L7/1806 ,  H03L7/091 ,  H03L7/0994 ,  H03L2207/50 ,  H04J3/0691

    摘要： Circuits are provided that generate from an input signal one or more output clock signals having reduced skew. The input signal has transitions derived from the transitions of an original clock signal having a frequency that differs from the frequency of the output clock signal. The frequency of the output clock signal is a product from multiplying the frequency for the input signal and an integer ratio. The circuit includes an accumulator, a fractional phase detector, and a loop filter. The accumulator periodically adds a numerical offset value to a numerical phase value. The output clock signal is generated from this numerical phase value. The fractional phase detector generates from the numerical phase value a respective numerical phase error for each of the transitions of the input signal. The loop filter generates the numerical offset value from a filtering of the respective numerical phase errors.

    摘要翻译： 提供了从输入信号产生具有减小的偏移的一个或多个输出时钟信号的电路。 输入信号具有从具有与输出时钟信号的频率不同的频率的原始时钟信号的转变导出的转变。 输出时钟信号的频率是乘以输入信号的频率和整数比。 该电路包括一个累加器，一个分数相位检测器和一个环路滤波器。 累加器周期性地将数字偏移值添加到数值相位值。 从该数值相位值产生输出时钟信号。 分数相位检测器从数字相位值生成输入信号的每个转换的相应数值相位误差。 环路滤波器从相应的数值相位误差的滤波中产生数字偏移值。