公开(公告)号：US11789071B2

公开(公告)日：2023-10-17

申请号：US17321470

申请日：2021-05-16

Applicant: TEXAS INSTRUMENTS INCORPORATED

Inventor： Devraj Matharampallil Rajagopal ,  Nitesh Mishra

IPC: G01R31/317 ,  G01R31/3177 ,  H01L21/78 ,  H01L21/66

CPC classification number: G01R31/31727 ,  G01R31/3177 ,  H01L21/78 ,  H01L22/20

Abstract: An integrated circuit. The integrated circuit includes: (i) a clocked circuit operable in response to a clock; (ii) a clock providing circuit, coupled to clock the clocked circuit at a selectable frequency; (iii) a test circuit coupled to the clock providing circuit and the clocked circuit; and (iv) a pad configured to receive an external signal, wherein the selectable frequency is selected in response to the external signal.

公开(公告)号：US12142337B2

公开(公告)日：2024-11-12

申请号：US18453400

申请日：2023-08-22

Applicant: TEXAS INSTRUMENTS INCORPORATED

Inventor： Nitesh Mishra ,  Nikita Naresh

IPC: G11C29/46 ,  G11C29/12 ,  G11C29/18 ,  G11C29/38 ,  H03K19/173

Abstract: A device including a controller coupled to memory components via a forward data path, and a signature register coupled to the memory components via a backward data path. The controller provides memory address signals and a controller clock signal to the memory components via the forward data path, which includes first circuitry to provide test-enable signals to the memory components that enable the memory components to read stored memory values. The backward data path includes second circuitry to receive from the memory components a set of memory signals and combine them into a combined signal. Each memory signal is associated with a respective one of the memory components and includes at least one stored memory value read from the corresponding memory component. The signature register calculates a test signature based on the combined signal and compares the test signature to an expected signature.

公开(公告)号：US11776656B2

公开(公告)日：2023-10-03

申请号：US17538982

申请日：2021-11-30

Applicant: TEXAS INSTRUMENTS INCORPORATED

Inventor： Nitesh Mishra ,  Nikita Naresh

IPC: G11C29/18 ,  G11C29/46 ,  G11C29/38 ,  H03K19/173 ,  G11C29/12

CPC classification number: G11C29/46 ,  G11C29/12015 ,  G11C29/18 ,  G11C29/38 ,  H03K19/1737

Abstract: An apparatus includes a controller adapted to be coupled to memory components in parallel and configured to provide memory address signals and a controller clock signal to the memory components, a memory enable logic circuit coupled to the controller and adapted to be coupled to the memory components in parallel and configured to provide test-enable signals to the memory components. The test-enable signals enable, with the controller clock signal, the memory components to read locally stored memory values. The apparatus includes a multiplexer adapted to be coupled to the memory components in parallel and configured to receive from the memory components memory signals that include the memory values in respective sequences of the memory clock signals, and a pipeline coupled to the multiplexer and the controller and configured to receive the memory values from the multiplexer and send the memory values to a multiple input signature register of the controller.

公开(公告)号：US20250118389A1

公开(公告)日：2025-04-10

申请号：US18524526

申请日：2023-11-30

Applicant: TEXAS INSTRUMENTS INCORPORATED

Inventor： Nitesh Mishra ,  Hrithik Sahni

IPC: G11C29/56

Abstract: Systems and methods may perform sequential automatic test pattern generation (ATPG) on parallel memory units. In one example, a first array of logic gates may output enable signals to cause multiple memory units to be enabled in parallel. Test pattern generation and test control logic may perform forward path testing, backward path testing, and any other appropriate testing on the enabled memory units. The systems and methods may then move on to another group of memory units, which are enabled in parallel and tested in parallel.

公开(公告)号：US11715544B2

公开(公告)日：2023-08-01

申请号：US17538942

申请日：2021-11-30

Applicant: TEXAS INSTRUMENTS INCORPORATED

Inventor： Nitesh Mishra ,  Nikita Naresh

IPC: G11C29/20 ,  G11C29/36 ,  G11C29/46 ,  H03K19/173 ,  G11C29/12

CPC classification number: G11C29/36 ,  G11C29/1201 ,  G11C29/12015 ,  G11C29/46 ,  H03K19/1737

Abstract: An apparatus includes a first group of memory units and a second group of memory units coupled to a first data path and a second data path coupled to a controller, a first delay element on the first data path coupled to the second group of memory units and configured to send, from the controller to the second group of memory units, signals for write and read operations in a sequence of time cycles delayed by a time cycle with respect to the first group of memory units, and a second delay element on the second data path and coupled to the first group of memory units and configured to send, from the first group of memory units to the controller, test result signals delayed by a time cycle, the delayed test result signals having a matching delay to the delayed write and read operations.

公开(公告)号：US20220221512A1

公开(公告)日：2022-07-14

申请号：US17321470

申请日：2021-05-16

Applicant: TEXAS INSTRUMENTS INCORPORATED

Inventor： Devraj Matharampallil Rajagopal ,  Nitesh Mishra

IPC: G01R31/317 ,  H01L21/66 ,  H01L21/78 ,  G01R31/3177

Abstract: An integrated circuit. The integrated circuit includes: (i) a clocked circuit operable in response to a clock; (ii) a clock providing circuit, coupled to clock the clocked circuit at a selectable frequency; (iii) a test circuit coupled to the clock providing circuit and the clocked circuit; and (iv) a pad configured to receive an external signal, wherein the selectable frequency is selected in response to the external signal.