Chip design process for wire bond and flip-chip package
    2.
    发明授权
    Chip design process for wire bond and flip-chip package 失效
    引线键合和倒装芯片封装的芯片设计过程

    公开(公告)号:US06204074B1

    公开(公告)日:2001-03-20

    申请号:US08895542

    申请日:1997-07-17

    IPC分类号: H01L2166

    摘要: A method of fabrication are provided in which permanent external electrical connection to active circuitry in a semiconductor structure can be made through either a wire bond pad or metal bump formed thereon. A final metallization including a wire bond pad is disposed over and electrically connected with the active circuitry. An insulating material film is disposed over the final metallization leaving the wire bond pad and a portion of the final metallization laterally displaced from the pad exposed. A metal bump contacts the laterally displayed exposed portion of the final metallization. The wire bond pad is electrically coupled with and laterally displaced from the metal bump through the final metallization. The metal bump and wire bond pad are configured to facilitate electrical connection of the semiconductor structure with an external connector, such as a modular packaging substrate. The structure may also be used for testing and burning in a semiconductor die without direct physical contact of the external testing device to the wire bond pad.

    摘要翻译: 提供了一种制造方法,其中可以通过形成在其上的引线接合焊盘或金属凸块来制造半导体结构中的有源电路的永久外部电连接。 包括引线接合焊盘的最终金属化被布置在有源电路上并与有源电路电连接。 绝缘材料膜设置在离开引线接合焊盘的最终金属化物上,并且最终金属化的一部分从暴露的焊盘横向移位。 金属凸块接触最终金属化的横向显示的暴露部分。 引线接合焊盘与金属凸块通过最后的金属化电耦合并且横向移位。 金属凸块和引线接合焊盘被构造成便于半导体结构与诸如模块化封装基板的外部连接器的电连接。 该结构也可用于在半导体管芯中进行测试和燃烧,而不将外部测试装置与引线接合焊盘直接物理接触。