-
公开(公告)号：US06571982B2
公开(公告)日：2003-06-03
申请号：US09842213
申请日：2001-04-26
IPC分类号： G07F1100
摘要： A communication device for an automatic vending machine includes, a main control unit that initializes each unit in accordance with a result of decoding an initialization order from ROM, and transmits first to third control data in the form of telegraphic message through a data input/output line to a plurality of button control units one by one. The plural button control units are set to have or not to have a transmission right to the main control unit in accordance with a latch result of the first to third control data. The transmission right of the terminal control units can be set by the main control unit as the automatic vending machine carries a communication between the main control unit and the terminal control unit by contention type protocol.
-
公开(公告)号：US20080162903A1
公开(公告)日：2008-07-03
申请号：US11907617
申请日：2007-10-15
申请人： Yasuhiro Yamazaki
发明人： Yasuhiro Yamazaki
IPC分类号： G06F9/38
CPC分类号： G06F9/322 , G06F9/324 , G06F9/3804 , G06F9/382 , G06F9/3844 , G06F9/3846
摘要： There is provided an information processing apparatus characterized by including: an instruction cache memory storing an instruction; a first adder adding a program counter relative branch target address in an inputted branch instruction and a program counter value, and outputting an absolute branch target address; and a write circuit converting the program counter relative branch target address in the inputted branch instruction into the absolute branch target address and writing a converted branch instruction thereof in the instruction cache memory.
摘要翻译： 提供了一种信息处理设备，其特征在于包括：存储指令的指令高速缓存存储器; 在输入的分支指令中加上程序计数器相对分支目标地址的第一加法器和程序计数器值，输出绝对分支目标地址; 以及写入电路，将输入的分支指令中的程序计数器相对分支目标地址转换为绝对分支目标地址，并将其转换的分支指令写入指令高速缓冲存储器。
-
公开(公告)号：US06823406B2
公开(公告)日：2004-11-23
申请号：US10095568
申请日：2002-03-13
申请人： Hitoshi Yoda , Hiroyuki Utsumi , Yasuhiro Yamazaki
发明人： Hitoshi Yoda , Hiroyuki Utsumi , Yasuhiro Yamazaki
IPC分类号： G06F1314
CPC分类号： G06F9/3824 , G06F9/3834
摘要： A microprocessor includes a register and a comparator. The register stores an address area, the address area requiring a guarantee of an access order. The comparator compares an address of the address area held in said register with an address of an address area indicated in an access request from CPU, and outputs a signal to execute an access request succeeding the access request from the CPU after executing an access request preceding the access request from the CPU when the address area indicated in the access request from the CPU matches the address area held in said register.
摘要翻译： 微处理器包括寄存器和比较器。 寄存器存储地址区域，需要保证访问订单的地址区域。 比较器将保持在所述寄存器中的地址区域的地址与来自CPU的访问请求中指示的地址区域的地址进行比较，并在执行访问请求之后输出执行来自CPU的访问请求后的访问请求的信号 在来自CPU的访问请求中指示的地址区域与保持在所述寄存器中的地址区域匹配时，来自CPU的访问请求之前。
-
公开(公告)号：US06411580B1
公开(公告)日：2002-06-25
申请号：US09682748
申请日：2001-10-12
IPC分类号： G11B700
CPC分类号： G11B27/3027 , G11B7/0045 , G11B7/00456 , G11B7/005 , G11B7/0079 , G11B7/013 , G11B7/126 , G11B11/10506 , G11B11/10513 , G11B11/10515 , G11B11/1053 , G11B11/10597 , G11B19/00 , G11B19/02 , G11B19/12 , G11B20/10 , G11B20/10009 , G11B20/1258 , G11B20/1262 , G11B20/1426 , G11B20/1833 , G11B2007/0006 , G11B2020/1434 , G11B2220/2525
摘要： An encoder converts a binary data word to a binary code word. The encoded bits have first and second binary values at a predetermined clock interval. A pulse generator responds to the encoded bits to generate energizing pulses during each clock interval in which the encoded bits have the first binary value. The energizing pules have a uniform duration less than the clock interval. A laser responds to the energizing pulses for recording on a medium.
-
公开(公告)号：US5682367A
公开(公告)日：1997-10-28
申请号：US472158
申请日：1995-06-07
IPC分类号： G11B7/00 , G11B7/0045 , G11B7/005 , G11B7/007 , G11B7/013 , G11B7/125 , G11B11/10 , G11B11/105 , G11B19/00 , G11B19/02 , G11B19/12 , G11B20/10 , G11B20/12 , G11B20/14 , G11B20/18 , G11B27/30
CPC分类号： G11B27/3027 , G11B11/10506 , G11B11/10513 , G11B11/10515 , G11B11/1053 , G11B11/10597 , G11B19/00 , G11B19/02 , G11B19/12 , G11B20/10 , G11B20/10009 , G11B20/1258 , G11B20/1426 , G11B20/1833 , G11B7/0045 , G11B7/00456 , G11B7/005 , G11B7/007 , G11B7/00745 , G11B7/0079 , G11B7/013 , G11B7/126 , G11B20/1262 , G11B2007/0006 , G11B2020/1434 , G11B2220/2525
摘要： A first write encoder encodes digital data in a first, high-density format. A second write encoder encodes digital data in a second, low-density (i.e., ANSI) format. A first read decoder decodes digital data from the first format. A second read decoder decodes digital data from the second format. A disk drive receives a replaceable 90 millimeter optical disk. A read/write head reads encoded data from and writes encoded data to a 90 millimeter optical disk received by the drive. In a first mode, the first write encoder is connected between a source of digital data and the read/write head, and the first read decoder is connected between the read/write head and the utilizing apparatus. In a second mode, the second write encoder is connected between the source and the read/write head, and the second read decoder is connected between the read/write head and the utilizing apparatus. Control electronics switch between the first and second modes, depending upon the format in which data is recorded on the disk received by the disk drive. An 8/9 GCR encoder and a laser pulse generator are used in the first write encoder to record data on the optical media to increase the storage capacity. Improvement in timing is accomplished with write compensation and signal equalization.
摘要翻译： 第一写入编码器以第一高密度格式对数字数据进行编码。 第二个写入编码器以第二个低密度（即ANSI）格式编码数字数据。 第一读取解码器从第一格式解码数字数据。 第二读取解码器从第二格式解码数字数据。 磁盘驱动器接收可更换的90毫米光盘。 读/写头读取编码数据并将编码数据写入由驱动器接收的90毫米光盘。 在第一模式中，第一写入编码器连接在数字数据源和读/写头之间，第一读取解码器连接在读/写头与利用装置之间。 在第二模式中，第二写入编码器连接在源和读/写头之间，第二读取解码器连接在读/写头与利用装置之间。 控制电子设备在第一和第二模式之间切换，这取决于磁盘驱动器接收的磁盘上数据记录的格式。 在第一写入编码器中使用8/9 GCR编码器和激光脉冲发生器来在光学介质上记录数据以增加存储容量。 通过写入补偿和信号均衡来实现时序的改进。
-
公开(公告)号：US4652935A
公开(公告)日：1987-03-24
申请号：US833370
申请日：1986-02-25
申请人： Toshiaki Endoh , Yasuhiro Yamazaki
发明人： Toshiaki Endoh , Yasuhiro Yamazaki
CPC分类号： H04N1/4172
摘要： A graded facsimile image signal coding system is disclosed which is provided with means for distributing a multi-graded facsimile picture signal, represented by 2.sup.n gradation levels, into n bit planes corresponding to n digits; initial encoding means for detecting, from picture elements forming each bit plane, picture elements at intervals of .DELTA.X picture elements on every .DELTA.Y-th line and encoding the detected picture elements; and additional coding means for further coding each one of said encoded picture elements with reference to encoded four picture elements positioned around said one picture element to be coded.
摘要翻译： 公开了一种分级传真图像信号编码系统，其具有用于将由2n个灰度等级表示的多分辨率传真图像信号分配到对应于n个数字的n个比特平面中的装置; 初始编码装置，用于从每个DELTA Y线上的DELTA X像素的间隔检测形成每个比特平面的图像元素，并对所检测的图像元素进行编码; 以及附加编码装置，用于参考围绕所述待编码的一个像素周围的编码的四个图像元素进一步编码所述编码图像元素中的每一个。
-
公开(公告)号：US4134133A
公开(公告)日：1979-01-09
申请号：US817421
申请日：1977-07-20
摘要： A method for interline-coding a facsimile signal, in which information of scanning lines of the input facsimile signal is alternately divided into information of at least one first unit line and information of at least one second unit line. A first one of the first unit lines is first coded in accordance with a predetermined coding principle. The information of the next one of the first unit lines is secondly coded in accordance with a predetermined coding principle prior to coding of information of the first one of said second unit lines. The information of the first one of the second unit lines is thirdly coded by two-dimensional predictive coding using, as reference information, the information of the first one and the next one of the first unit lines. The operations of the second coding and the operation of the third coding are repeatedly achieved thereafter.
摘要翻译： 一种用于对传真信号进行行间编码的方法，其中将输入传真信号的扫描线的信息交替划分为至少一个第一单元行的信息和至少一个第二单位行的信息。 首先根据预定的编码原理对第一单元线进行编码。 在对第一单元线中的第一单元线的信息进行编码之前，根据预定的编码原理对下一个第一单元行的信息进行二次编码。 第二单元行中的第一单元行的信息通过使用第一单元行中的第一单元行和下一个单元行的信息作为参考信息的二维预测编码进行第三编码。 此后重复实现第二编码的操作和第三编码的操作。
-
8.发明授权公开(公告)号：US07558424B2
公开(公告)日：2009-07-07
申请号：US11442350
申请日：2006-05-30
申请人： Yasuhiro Yamazaki
发明人： Yasuhiro Yamazaki
CPC分类号： G06T15/40
摘要： The scene change determination device of the present invention comprises a first extraction unit for extracting a plurality of pixels used for determination from the first image data, a second extraction unit for extracting pixels corresponding to the pixels extracted from the first image data, an accumulation unit for accumulating differences in value between the corresponding pixels extracted by the first and second extraction units and a determination unit for determining whether an accumulated value per image data exceeds a threshold value. The first and second extraction units slides and extracts the plurality of pixels used for determination for each field.
摘要翻译： 本发明的场景变化确定装置包括：第一提取单元，用于从第一图像数据提取用于确定的多个像素;第二提取单元，用于提取与从第一图像数据提取的像素相对应的像素;累积单元 用于累积由第一和第二提取单元提取的相应像素之间的值差异;以及确定单元，用于确定每图像数据的累积值是否超过阈值。 第一和第二提取单元滑动并提取用于每个场的确定的多个像素。
-
公开(公告)号：US20080209189A1
公开(公告)日：2008-08-28
申请号：US12071586
申请日：2008-02-22
申请人： Yasuhiro Yamazaki
发明人： Yasuhiro Yamazaki
IPC分类号： G06F9/38
CPC分类号： G06F9/30058 , G06F9/3017 , G06F9/324 , G06F9/3806 , G06F9/382 , G06F9/3844
摘要： The present invention provides an information processing apparatus having a predecoder decoding an operation code in an input instruction, generating conditional branch instruction information indicating that the input instruction is a conditional branch instruction and instruction type information indicating a type of the conditional branch instruction when the input instruction is a conditional branch instruction, and writing the input instruction, from which the operation code is deleted, the conditional branch instruction information and the instruction type information to the instruction cache memory, and a history information writing unit writing history information indicating whether or not the conditional branch instruction was branched, as a result of executing the conditional branch instruction stored in the instruction cache memory, to an area in the instruction cache memory, where the operation code of the conditional branch instruction is deleted.
摘要翻译： 本发明提供了一种信息处理装置，其具有对输入指令中的操作码进行解码的预解码器，生成指示输入指令是条件转移指令的条件转移指令信息和指示条件转移指令的类型的指令类型信息， 指令是条件分支指令，并且将指定了运算代码的输入指令从条形分支指令信息和指令类型信息写入到指令高速缓冲存储器，以及历史信息写入部，写入表示是否进行历史信息 作为执行存储在指令高速缓存存储器中的条件转移指令的结果，条件转移指令被分支到指令高速缓存存储器中的区域，在该区域中，条件转移指令的操作代码被删除。
-
公开(公告)号：US20060098667A1
公开(公告)日：2006-05-11
申请号：US11265513
申请日：2005-11-03
申请人： Goh Shibata , Atsushi Kawabata , Yuko Asano , Tutomu Murase , Hideyuki Shimonishi , Yohei Hasegawa , Yasuhiro Yamazaki
发明人： Goh Shibata , Atsushi Kawabata , Yuko Asano , Tutomu Murase , Hideyuki Shimonishi , Yohei Hasegawa , Yasuhiro Yamazaki
CPC分类号： H04L12/66
摘要： A network environment capable of performing a smooth and comfortable TCP session operation is provided to a user. The session relay equipment includes a bridge portion which relays a session by which a sequence of packets are transmitted and received between terminals connected with each other via a network; a socket information table which has socket information containing (1) address information of the terminal and (2) protocol information used in the session, the socket information being associated with information on whether or not the session is to be terminated; and a service information table which has information on a communication service to be provided for each service provision unit, the communication service being identified based on predetermined information within a header of the packet. The bridge portion terminates the session and executes a communication service based on the information contained in the header of the packet and the socket information.
-
-
-
-
-
-
-
-
-
搜索结果
60 条记录 (耗时 0.021 秒)
