公开(公告)号：US07228064B2

公开(公告)日：2007-06-05

申请号：US10211716

申请日：2002-08-02

申请人： Yoshiyuki Wada ,  Makoto Hirai ,  Tokuzo Kiyohara ,  Kosuke Yoshioka ,  Hideshi Nishida ,  Yukiharu Ieda

发明人： Yoshiyuki Wada ,  Makoto Hirai ,  Tokuzo Kiyohara ,  Kosuke Yoshioka ,  Hideshi Nishida ,  Yukiharu Ieda

IPC分类号： H04N7/26 ,  H03N7/40

CPC分类号： H04N9/7921 ,  H04N5/78266 ,  H04N9/8042 ,  H04N9/8047 ,  H04N19/42

摘要： The present invention provides an image decoding apparatus that realizes speed-up processing of taking out an MR (macroblock remainder) from a fixed length unit that consists of a first DCT block and the MR, without increasing cost. A Setup processor 3 outputs one out of a plurality of fixed length units that constitute an SB (synchronized block). First, calculation is performed for a length from a beginning of the fixed length unit to a EOB (end of block) that is included in the fixed length unit. The calculated length is then used as an offset in taking out the MR. Then an end portion of a second DCT block that is included in the MR is combined with a corresponding beginning portion of the second DCT block, in order to obtain the complete second DCT block. The complete second DCT block is outputted to a variable length code decoder 13.

摘要翻译： 本发明提供一种图像解码装置，其实现从由第一DCT块和MR组成的固定长度单元取出MR（宏块余数）的加速处理，而不增加成本。 安装处理器3输出构成SB（同步块）的多个固定长度单元中的一个。 首先，从固定长度单位的开始到包括在固定长度单位中的EOB（块末尾）的长度进行计算。 然后将计算出的长度用作取出MR的偏移量。 然后，包括在MR中的第二DCT块的结束部分与第二DCT块的对应开始部分组合，以便获得完整的第二DCT块。 完整的第二DCT块被输出到可变长度码解码器13。

公开(公告)号：US06829302B2

公开(公告)日：2004-12-07

申请号：US10019498

申请日：2001-12-20

申请人： Hiroyuki Morishita ,  Kosuke Yoshioka ,  Hideshi Nishida ,  Makoto Hirai ,  Ryuji Matsuura ,  Toshiaki Tsuji ,  Kozo Kimura ,  Tokuzo Kiyohara

发明人： Hiroyuki Morishita ,  Kosuke Yoshioka ,  Hideshi Nishida ,  Makoto Hirai ,  Ryuji Matsuura ,  Toshiaki Tsuji ,  Kozo Kimura ,  Tokuzo Kiyohara

IPC分类号： H04N712

CPC分类号： H04N19/80 ,  G06T3/4007 ,  G06T3/4023 ,  G06T5/20 ,  G06T2200/28

摘要： A pixel calculating device that performs vertical filtering on pixel data in order to reduce frame data in a vertical direction. The pixel calculating device includes a decoding unit 401 for decoding compressed video data to produce frame data, frame memory 402 for storing the frame data, a filtering unit 403 for reducing the frame data in a vertical direction by the vertical filtering to produce a reduced image, buffer memory 404 for storing the reduced image outputted from filtering unit 403, and a control unit 406 for controlling filtering unit 403 based on a decoding state of the video data by decoding unit 401 and a filtering state of the frame data by filtering unit 403, so that overrun and underrun do not occur in filtering unit 403.

摘要翻译： 一种对像素数据进行垂直滤波以便在垂直方向上减少帧数据的像素计算装置。 像素计算装置包括用于解码压缩视频数据以产生帧数据的解码单元401，用于存储帧数据的帧存储器402，用于通过垂直滤波减少垂直方向上的帧数据以产生缩小图像的滤波单元403 用于存储从滤波单元403输出的缩小图像的缓冲存储器404，以及基于解码单元401的视频数据的解码状态和滤波单元403的帧数据的滤波状态来控制滤波单元403的控制单元406 ，因此在过滤单元403中不会发生溢出和欠载。

公开(公告)号：US06809777B2

公开(公告)日：2004-10-26

申请号：US10019419

申请日：2001-12-18

申请人： Hiroyuki Oka ,  Hideshi Nishida ,  Kosuke Yoshioka ,  Tokuzo Kiyohara ,  Makoto Hirai ,  Kozo Kimura ,  Ryuji Matsuura ,  Hiroyuki Morishita ,  Toshiaki Tsuji

发明人： Hiroyuki Oka ,  Hideshi Nishida ,  Kosuke Yoshioka ,  Tokuzo Kiyohara ,  Makoto Hirai ,  Kozo Kimura ,  Ryuji Matsuura ,  Hiroyuki Morishita ,  Toshiaki Tsuji

IPC分类号： H04N964

CPC分类号： H04N19/80 ,  G06T1/20 ,  G06T5/20

摘要： A pixel calculating device for performing vertical filtering that includes 16 pixel processing units 1 to 16 and an input buffer group 22 storing 16 pieces of pixel data and filter coefficients. Each of the pixel processing units performs operations using the pixel data and a filter coefficient supplied from input buffer group 22, and then acquires pixel data from an adjacent pixel processing unit. Further operations are performed by each of the pixel processing units using the acquired pixel data and operation results are accumulated. Filtering is carried out through a repetition of this acquiring and accumulation process, the number of taps being determined by the number of repetitions.

摘要翻译： 用于执行垂直滤波的像素计算装置，其包括16个像素处理单元1至16以及存储16个像素数据和滤波器系数的输入缓冲器组22。 每个像素处理单元使用从输入缓冲器组22提供的像素数据和滤波器系数来执行操作，然后从邻近的像素处理单元获取像素数据。 使用所获取的像素数据由每个像素处理单元执行进一步的操作，并且累积运算结果。 通过重复该获取和累积过程来进行过滤，抽头的数量由重复次数确定。

公开(公告)号：US07167520B2

公开(公告)日：2007-01-23

申请号：US10686237

申请日：2003-10-15

申请人： Kosuke Yoshioka ,  Makoto Hirai ,  Tetsuji Mochida ,  Hiroyuki Oka ,  Hideshi Nishida ,  Tokuzo Kiyohara

发明人： Kosuke Yoshioka ,  Makoto Hirai ,  Tetsuji Mochida ,  Hiroyuki Oka ,  Hideshi Nishida ,  Tokuzo Kiyohara

IPC分类号： H04B1/66

CPC分类号： G06T3/40 ,  H04N19/16 ,  H04N19/40 ,  H04N19/42 ,  H04N19/59 ,  H04N19/61

摘要： A transcoder for resizing video data and outputting the resized video data to a reproduction apparatus. The reproduction apparatus reproduces the resized video data by repeating a display period and a non-display period alternately. The transcoder includes: a resizing unit that resizes the video data; and a control unit that causes the resizing unit to resize the video data to first video data having a first resolution so that the reproduction apparatus displays one image during each display period, and causes the resizing unit to resize, during each period between the resizing of the video data to the first video data, the video data to second video data having a second resolution that is lower than the first resolution.

摘要翻译： 一种用于调整视频数据大小并将调整大小的视频数据输出到再现设备的代码转换器。 再现装置通过重复显示周期和非显示周期交替地再现调整大小的视频数据。 代码转换器包括：调整大小的视频数据的调整大小; 以及控制单元，其使所述调整大小单元将所述视频数据的大小调整为具有第一分辨率的第一视频数据，使得所述再现设备在每个显示周期期间显示一个图像，并且使得调整大小单元在调整大小 将视频数据提供给第一视频数据，将视频数据转换为具有低于第一分辨率的第二分辨率的第二视频数据。

公开(公告)号：US20050238095A1

公开(公告)日：2005-10-27

申请号：US10686237

申请日：2003-10-15

申请人： Kosuke Yoshioka ,  Makoto Hirai ,  Tetsuji Mochida ,  Hiroyuki Oka ,  Hideshi Nishida ,  Tokuzo Kiyohara

发明人： Kosuke Yoshioka ,  Makoto Hirai ,  Tetsuji Mochida ,  Hiroyuki Oka ,  Hideshi Nishida ,  Tokuzo Kiyohara

IPC分类号： G06T3/40 ,  H04N7/12 ,  H04N7/26 ,  H04N7/46 ,  H04N7/50

CPC分类号： G06T3/40 ,  H04N19/16 ,  H04N19/40 ,  H04N19/42 ,  H04N19/59 ,  H04N19/61

摘要： A transcoder for resizing video data and outputting the resized video data to a reproduction apparatus. The reproduction apparatus reproduces the resized video data by repeating a display period and a non-display period alternately. The transcoder includes: a resizing unit that resizes the video data; and a control unit that causes the resizing unit to resize the video data to first video data having a first resolution so that the reproduction apparatus displays one image during each display period, and causes the resizing unit to resize, during each period between the resizing of the video data to the first video data, the video data to second video data having a second resolution that is lower than the first resolution.

摘要翻译： 一种用于调整视频数据大小并将调整大小的视频数据输出到再现设备的代码转换器。 再现装置通过重复显示周期和非显示周期交替地再现调整大小的视频数据。 代码转换器包括：调整大小的视频数据的调整大小; 以及控制单元，其使所述调整大小单元将所述视频数据的大小调整为具有第一分辨率的第一视频数据，使得所述再现设备在每个显示周期期间显示一个图像，并且使得调整大小单元在调整大小 将视频数据提供给第一视频数据，将视频数据转换为具有低于第一分辨率的第二分辨率的第二视频数据。

公开(公告)号：US06462744B1

公开(公告)日：2002-10-08

申请号：US09249658

申请日：1999-02-12

申请人： Tetsuji Mochida ,  Tokuzo Kiyohara ,  Makoto Hirai ,  Hideshi Nishida

发明人： Tetsuji Mochida ,  Tokuzo Kiyohara ,  Makoto Hirai ,  Hideshi Nishida

IPC分类号： G06F1202

CPC分类号： H04N5/44508 ,  H04N5/4401 ,  H04N5/44504 ,  H04N19/423 ,  H04N19/61 ,  H04N21/4435

摘要： When an OSD data storage area for storing OSD data needs to be reserved, an area of a frame storage apparatus that should store macroblocks corresponding to an invisible area on a screen is allocated as the OSD data storage area. There is no degradation in picture quality. When doing so, the data reduction control unit 64 receives an instruction to reserve the OSD data storage area and discards the corresponding macroblocks. The OSD data access unit 63 writes the OSD data into an area of the frame storage apparatus that was assigned to store the discarded macroblocks.

摘要翻译： 当需要保留用于存储OSD数据的OSD数据存储区域时，将存储与屏幕上不可见区域相对应的宏块的帧存储装置的区域分配为OSD数据存储区域。 图像质量没有降低。 当这样做时，数据缩减控制单元64接收保留OSD数据存储区域的指令并丢弃对应的宏块。 OSD数据存取单元63将OSD数据写入分配给存储被丢弃的宏块的帧存储装置的区域。

公开(公告)号：US06340973B1

公开(公告)日：2002-01-22

申请号：US09244036

申请日：1999-02-04

申请人： Toshiyuki Ochiai ,  Yosuke Furukawa ,  Yutaka Tanaka ,  Kozo Kimura ,  Makoto Hirai ,  Tokuzo Kiyohara ,  Hideshi Nishida

发明人： Toshiyuki Ochiai ,  Yosuke Furukawa ,  Yutaka Tanaka ,  Kozo Kimura ,  Makoto Hirai ,  Tokuzo Kiyohara ,  Hideshi Nishida

IPC分类号： G06F13372

CPC分类号： G06F13/1647 ,  G11C7/1072 ,  G11C7/22

摘要： A transfer-target unit outputs commands for data reading and data writing. An address generator generates control signals in accordance with the commands, and outputs the number of bytes of data first transferred by read access. A command generator generates control commands in accordance with the control signals to control an SDRAM. At this time the command generator judges the number of transferred bytes to control so that the SDRAM executes instructions in order from an instruction which is the most efficient in data transfer. That is, in the case where data is read across a bank boundary, the command generator judges which is to be executed first between read processing in a bank 0 and active processing in a bank1, to control the SDRAM. A data processor mediates data transfer between the transfer-target unit and the SDRAM in accordance with the control commands. In this way, it is possible to issue commands so as to terminate data transfer in the minimum number of cycles in the case where data read processing is continuously performed to different banks. The number of cycles required for two continuous access (access to the bank 0 and the bank 1) can be thus reduced, thereby increasing effective transfer rates of the SDRAM.

摘要翻译： 传输目标单元输出用于数据读取和数据写入的命令。 地址生成器根据命令生成控制信号，并输出通过读取访问首先传送的数据的字节数。 命令发生器根据控制信号产生控制命令以控制SDRAM。 此时，命令生成器判断要进行控制的传送字节数，使得SDRAM从数据传输中最有效的指令按顺序执行指令。 也就是说，在通过存储体边界读取数据的情况下，命令生成器判断在存储体0中的读取处理和存储体1中的有效处理之间首先执行哪个，以控制SDRAM。 数据处理器根据控制命令介入转移目标单元和SDRAM之间的数据传输。以这种方式，可以发出命令，以便在数据读取的情况下以最小数量的周期终止数据传输 不断对不同的银行进行处理。 因此可以减少两次连续访问（对存储体0和存储体1的访问）所需的周期数，从而增加SDRAM的有效传输速率。

公开(公告)号：US06212236B1

公开(公告)日：2001-04-03

申请号：US09048190

申请日：1998-03-25

申请人： Hideshi Nishida ,  Kozo Kimura ,  Makoto Hirai ,  Tokuzo Kiyohara

发明人： Hideshi Nishida ,  Kozo Kimura ,  Makoto Hirai ,  Tokuzo Kiyohara

IPC分类号： H04N712

CPC分类号： H04N19/507 ,  H04N19/61

摘要： Bitstream analyzing unit 111 fetches a coded block pattern and a coded quantized DCT coefficient from each block in a bitstream. Entropy decoding unit 112 decodes the coded block pattern into a block pattern and decodes the coded quantized DCT coefficient into pairs of a run length and an effectiveness factor. Dequantization unit 115 generates orthogonal transformation coefficients from the pairs of a run length and an effectiveness factor. Inverse Discrete Cosine Transform (IDCT) unit 110 generates a difference image from the orthogonal transformation coefficients. Decode controlling unit 110 instructs first selecting unit 118 to select constants “0”output from first constant generating unit 117 when the image is a “skipped” block. Image storage unit 120 stores a plurality of reference frame pictures having been decoded. Image restoring unit 119 restores an original block by adding a decoded difference image to a reference block read from the reference frame pictures stored in the image storage unit 120.

摘要翻译： 比特流分析单元111从比特流中的每个块获取编码块模式和编码的量化DCT系数。 熵解码单元112将编码块模式解码为块模式，并将编码的量化DCT系数解码为游程长度和有效性因子对。 去量化单元115从游程长度和有效性因子的对生成正交变换系数。 逆离散余弦变换（IDCT）单元110从正交变换系数生成差分图像。 当图像为“跳过”块时，解码控制单元110指示第一选择单元118选择从第一常数生成单元117输出的常数“0”。 图像存储单元120存储已被解码的多个参考帧图像。 图像恢复单元119通过将解码的差异图像添加到从存储在图像存储单元120中的参考帧图像中读取的参考块来恢复原始块。

公开(公告)号：US07079583B2

公开(公告)日：2006-07-18

申请号：US10007248

申请日：2001-10-24

申请人： Kosuke Yoshioka ,  Makoto Hirai ,  Tokuzo Kiyohara ,  Kozo Kimura

发明人： Kosuke Yoshioka ,  Makoto Hirai ,  Tokuzo Kiyohara ,  Kozo Kimura

IPC分类号： H04N7/12

CPC分类号： H04N19/90 ,  H04N5/4401 ,  H04N21/426 ,  H04N21/42607 ,  H04N21/42653 ,  H04N21/42692 ,  H04N21/4302 ,  H04N21/4341

摘要： A media processing apparatus is made up of an I/O processing unit for performing input/output processing which asynchronously occurs due to an external factor and a decode processing unit for performing decode processing mainly for decoding of data streams stored in a memory in parallel with the input/output processing. The input/output processing includes receiving the data streams which are asynchronously inputted, storing the inputted data streams in the memory, and supplying the data streams from the memory to the decode processing unit. The decode processing unit is made up of a sequential processing unit mainly performing condition judgements on the data streams and a routine processing unit performing decode processing on compressed video data aside from header analysis of the compressed video data in parallel with the sequential processing. Accordingly, the input/output processing means and the decode processing means are respectively charged with the asynchronous processing and the decode processing, and the input/output processing means and the decode processing means operate in parallel as in pipeline processing. As a result, the decode processing means can be devoted to the decode processing, regardless of asynchronous processing. Accordingly, processes including input processing of stream data, decode processing of the inputted data, and output processing of decoded data are executed efficiently.

公开(公告)号：US06310921B1

公开(公告)日：2001-10-30

申请号：US09055583

申请日：1998-04-06

申请人： Kosuke Yoshioka ,  Makoto Hirai ,  Tokuzo Kiyohara ,  Kozo Kimura

发明人： Kosuke Yoshioka ,  Makoto Hirai ,  Tokuzo Kiyohara ,  Kozo Kimura

IPC分类号： H04N712

CPC分类号： H04N19/90 ,  H04N5/4401 ,  H04N21/426 ,  H04N21/42607 ,  H04N21/42653 ,  H04N21/42692 ,  H04N21/4302 ,  H04N21/4341

摘要： A media processing apparatus is made up of an I/O processing unit for performing input/output processing which asynchronously occurs due to an external factor and a decode processing unit for performing decode processing mainly for decoding of data streams stored in a memory in parallel with the input/output processing. The input/output processing includes receiving the data streams which are asynchronously inputted, storing the inputted data streams in the memory, and supplying the data streams from the memory to the decode processing unit. The decode processing unit is made up of a sequential processing unit mainly performing condition judgements on the data streams and a routine processing unit performing decode processing on compressed video data aside from header analysis of the compressed video data in parallel with the sequential processing. Accordingly, the input/output processing means and the decode processing means are respectively charged with the asynchronous processing and the decode processing, and the input/output processing means and the decode processing means operate in parallel as in pipeline processing. As a result, the decode processing means can be devoted to the decode processing, regardless of asynchronous processing. Accordingly, processes including input processing of stream data, decode processing of the inputted data, and output processing of decoded data are executed efficiently.

摘要翻译： 媒体处理装置由用于执行由于外部因素而异步发生的输入/输出处理的I / O处理单元和用于执行主要用于解码存储在存储器中的数据流的解码处理的解码处理单元 输入/输出处理。 输入/输出处理包括接收异步输入的数据流，将输入的数据流存储在存储器中，并将数据流从存储器提供给解码处理单元。 解码处理单元由主要对数据流执行条件判断的顺序处理单元和与压缩视频数据的标题分析相一致的压缩视频数据执行解码处理的例程处理单元构成，与顺序处理并行。 因此，输入/输出处理装置和解码处理装置分别充有异步处理和解码处理，并且输入/输出处理装置和解码处理装置如在流水线处理中并行操作。 结果，无论异步处理如何，解码处理装置都可以用于解码处理。 因此，有效地执行包括流数据的输入处理，输入数据的解码处理和解码数据的输出处理的处理。