中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

31 records (took 0.018 seconds)

    Memory system and method for controlling nonvolatile memory
    4.
    发明授权
    Memory system and method for controlling nonvolatile memory 有权

    公开(公告)号：US12153516B2

    公开(公告)日：2024-11-26

    申请号：US18367547

    申请日：2023-09-13

    Applicant: Kioxia Corporation

    Inventor： Shinichi Kanno ,  Hideki Yoshida

    IPC: G06F12/02 ,  G06F3/06

    Abstract: According to one embodiment, a memory system determine both of a first block to which data from a host is to be written and a first location of the first block, when receiving a write request to designate a first logical address from the host. The memory system writes the data from the host to the first location of the first block. The memory system notifies the host of the first logical address, a first block number designating the first block, and a first in-block offset indicating an offset from a leading part of the first block to the first location by a multiple of grain having a size different from a page size.

    System and method of writing to nonvolatile memory using write buffers
    6.
    发明授权
    System and method of writing to nonvolatile memory using write buffers 有权

    公开(公告)号：US11726707B2

    公开(公告)日：2023-08-15

    申请号：US17523415

    申请日：2021-11-10

    Applicant: KIOXIA CORPORATION

    Inventor： Shinichi Kanno ,  Hideki Yoshida ,  Naoki Esaka

    IPC: G06F3/06 ,  G06F12/0804

    CPC classification number: G06F3/0656 ,  G06F3/0604 ,  G06F3/0679 ,  G06F12/0804

    Abstract: According to one embodiment, a memory system receives from a host a first write request including a first block identifier designating a first write destination block to which first write data is to be written. The memory system acquires the first write data from a write buffer temporarily holding write data corresponding to each of the write requests, and writes the first write data to a write destination page in the first write destination block. The memory system releases a region in the write buffer, storing data which is made readable from the first write destination block by writ the first write data to the write destination page. The data made readable is a data of a page in the first write destination block preceding the write destination page.

    Memory system and method for controlling nonvolatile memory
    7.
    发明授权
    Memory system and method for controlling nonvolatile memory 有权

    公开(公告)号：US11416387B2

    公开(公告)日：2022-08-16

    申请号：US16899805

    申请日：2020-06-12

    Applicant: Kioxia Corporation

    Inventor： Hideki Yoshida ,  Shinichi Kanno

    IPC: G06F12/02 ,  G06F12/10 ,  G06F12/06 ,  G06F3/06

    Abstract: According to one embodiment, a memory system includes a nonvolatile memory including plural blocks each including plural pages, and a controller. When receiving a write request designating a first logical address and a first block number from the host, the controller determines a first location in a first block having the first block number to which data from the host should be written, and writes the data from the host to the first location in the first block. The controller notifies the host of either an in-block physical address indicative of the first location, or a group of the first logical address, the first block number and the first in-block physical address.

    MEMORY SYSTEM AND METHOD FOR CONTROLLING NONVOLATILE MEMORY
    8.
    发明申请
    MEMORY SYSTEM AND METHOD FOR CONTROLLING NONVOLATILE MEMORY 有权

    公开(公告)号：US20220197817A1

    公开(公告)日：2022-06-23

    申请号：US17689787

    申请日：2022-03-08

    Applicant: Kioxia Corporation

    Inventor： Hideki Yoshida ,  Shinichi Kanno

    IPC: G06F12/1009 ,  G06F9/4401 ,  G06F12/02 ,  G06F3/06

    Abstract: According to one embodiment, when a read request received from a host includes a first identifier indicative of a first region, a memory system obtains a logical address from the received read request, obtains a physical address corresponding to the obtained logical address from a logical-to-physical address translation table which manages mapping between logical addresses and physical addresses of the first region, and reads data from the first region, based on the obtained physical address. When the received read request includes a second identifier indicative of a second region, the memory system obtains physical address information from the read request, and reads data from the second region, based on the obtained physical address information.

    Memory system and method for controlling nonvolatile memory
    9.
    发明授权
    Memory system and method for controlling nonvolatile memory 有权

    公开(公告)号：US12147673B2

    公开(公告)日：2024-11-19

    申请号：US18329446

    申请日：2023-06-05

    Applicant: Kioxia Corporation

    Inventor： Hideki Yoshida ,  Shinichi Kanno

    IPC: G06F3/06 ,  G06F12/02 ,  G06F12/1009

    Abstract: According to one embodiment, when receiving a write request to designate a first block number and a first logical address from a host, a memory system determines a first location in a first block having the first block number, to which data from the host is to be written, and writes the data from the host to the first location of the first block. The memory system updates a first address translation table managing mapping between logical addresses and in-block physical addresses of the first block, and maps a first in-block physical address indicative of the first location to the first logical address.

    Memory system supporting redundant logical domain
    10.
    发明授权
    Memory system supporting redundant logical domain 有权

    公开(公告)号：US12067298B2

    公开(公告)日：2024-08-20

    申请号：US17898390

    申请日：2022-08-29

    Applicant: KIOXIA CORPORATION

    Inventor： Hideki Yoshida ,  Shinichi Kanno

    IPC: G06F3/06

    CPC classification number: G06F3/0665 ,  G06F3/061 ,  G06F3/0659 ,  G06F3/0688

    Abstract: A memory system includes a nonvolatile memory including memory dies, and a controller. The controller is configured to create a first virtual storage with a first part of the memory dies and a second virtual storage with a second part of the memory dies, and create a redundant logical domain spanning one or more memory dies corresponding to the first virtual storage and one or more memory dies corresponding to the second virtual storage. The memory controller is configured to, in response to a write command, store write data corresponding to the write command in a first region of the first virtual storage and in a second region of the second virtual storage, and return to the host a response including a first physical address of the first region and a second physical address of the second region.

Patent Agency Ranking