-
公开(公告)号:US09478621B2
公开(公告)日:2016-10-25
申请号:US14238915
申请日:2012-09-04
申请人: Nozomu Akagi , Yuma Kagata , Makoto Kuwahara
发明人: Nozomu Akagi , Yuma Kagata , Makoto Kuwahara
CPC分类号: H01L29/405 , H01L29/0634 , H01L29/0878 , H01L29/404 , H01L29/7803 , H01L29/7808 , H01L29/7811 , H01L29/7813
摘要: The element electrodes of a semiconductor element are disposed in a cell region, while an outermost peripheral electrode electrically connected to a semiconductor substrate is disposed in a peripheral region. In the peripheral region, a second-conductivity-type layer is disposed above a super-junction structure. A potential division region is disposed above the second-conductivity-type layer to electrically connect the element electrodes and the outermost peripheral electrode and also divide the voltage between the element electrodes and the outermost peripheral electrode into a plurality of stages. A part of the potential division region overlaps the peripheral region when viewed from the thickness direction of the semiconductor substrate.
摘要翻译: 半导体元件的元件电极设置在单元区域中,而与半导体基板电连接的最外周电极设置在周边区域中。 在外围区域中,在超结结构上方设置第二导电型层。 电位分割区域设置在第二导电型层之上,以电连接元件电极和最外周电极,并且还将元件电极和最外周电极之间的电压分成多个级。 当从半导体衬底的厚度方向观察时,电势分割区域的一部分与周边区域重叠。
-
公开(公告)号:US20140151785A1
公开(公告)日:2014-06-05
申请号:US14238915
申请日:2012-09-04
申请人: Nozomu Akagi , Yuma Kagata , Makoto Kuwahara
发明人: Nozomu Akagi , Yuma Kagata , Makoto Kuwahara
IPC分类号: H01L29/78
CPC分类号: H01L29/405 , H01L29/0634 , H01L29/0878 , H01L29/404 , H01L29/7803 , H01L29/7808 , H01L29/7811 , H01L29/7813
摘要: The element electrodes of a semiconductor element are disposed in a cell region, while an outermost peripheral electrode electrically connected to a semiconductor substrate is disposed in a peripheral region. In the peripheral region, a second-conductivity-type layer is disposed above a super-junction structure. A potential division region is disposed above the second-conductivity-type layer to electrically connect the element electrodes and the outermost peripheral electrode and also divide the voltage between the element electrodes and the outermost peripheral electrode into a plurality of stages. A part of the potential division region overlaps the peripheral region when viewed from the thickness direction of the semiconductor substrate.
摘要翻译: 半导体元件的元件电极设置在单元区域中,而与半导体基板电连接的最外周电极设置在周边区域中。 在外围区域中,在超结结构上方设置第二导电型层。 电位分割区域设置在第二导电型层之上,以电连接元件电极和最外周电极,并且还将元件电极和最外周电极之间的电压分成多个级。 当从半导体衬底的厚度方向观察时,电势分割区域的一部分与周边区域重叠。
-
公开(公告)号:US08384153B2
公开(公告)日:2013-02-26
申请号:US13177707
申请日:2011-07-07
IPC分类号: H01L21/336
CPC分类号: H01L29/7813 , H01L29/0623 , H01L29/0634 , H01L29/0696 , H01L29/1095 , H01L29/66734 , H01L29/7811
摘要: A semiconductor device includes: a substrate; multiple first and second conductive type regions on the substrate for providing a super junction structure; a channel layer on the super junction structure; a first conductive type layer in the channel layer; a contact second conductive type region in the channel layer; a gate electrode on the channel layer via a gate insulation film; a surface electrode on the channel layer; a backside electrode on the substrate opposite to the super junction structure; and an embedded second conductive type region. The embedded second conductive type region is disposed in a corresponding second conductive type region, protrudes into the channel layer, and contacts the contact second conductive type region. The embedded second conductive type region has an impurity concentration higher than the channel layer, and has a maximum impurity concentration at a position in the corresponding second conductive type region.
摘要翻译: 半导体器件包括:衬底; 用于提供超结结构的衬底上的多个第一和第二导电类型区域; 超级结结构上的沟道层; 沟道层中的第一导电类型层; 沟道层中的接触第二导电类型区域; 通过栅极绝缘膜在沟道层上形成栅电极; 沟道层上的表面电极; 衬底上的与超结结构相反的背面电极; 和嵌入式第二导电类型区域。 嵌入的第二导电类型区域设置在相应的第二导电类型区域中,突出到沟道层中,并且与接触第二导电类型区域接触。 嵌入的第二导电类型区域的杂质浓度高于沟道层,并且在相应的第二导电类型区域的位置具有最大的杂质浓度。
-
公开(公告)号:US20140203356A1
公开(公告)日:2014-07-24
申请号:US14239291
申请日:2012-08-30
申请人: Yuma Kagata , Nozomu Akagi
发明人: Yuma Kagata , Nozomu Akagi
CPC分类号: H01L29/1045 , H01L29/0634 , H01L29/1095 , H01L29/407 , H01L29/41766 , H01L29/66734 , H01L29/7813
摘要: A semiconductor device including a vertical semiconductor element has a trench gate structure and a dummy gate structure. The trench gate structure includes a first trench that penetrates a first impurity region and a base region to reach a first conductivity-type region in a super junction structure. The dummy gate structure includes a second trench that penetrates the base region reach the super junction structure and is formed to be deeper than the first trench.
摘要翻译: 包括垂直半导体元件的半导体器件具有沟槽栅极结构和虚拟栅极结构。 沟槽栅极结构包括穿过第一杂质区域的第一沟槽和到达超结结构中的第一导电类型区域的基极区域。 虚拟栅极结构包括穿透基极区域到达超结结构并且形成为比第一沟槽更深的第二沟槽。
-
5.
公开(公告)号:US20080054325A1
公开(公告)日:2008-03-06
申请号:US11892819
申请日:2007-08-28
申请人: Shigeki Takahashi , Takashi Nakano , Nozomu Akagi , Yasushi Higuchi , Tetsuo Fujii , Yoshiyuki Hattori , Makoto Kuwahara , Kyoko Okada
发明人: Shigeki Takahashi , Takashi Nakano , Nozomu Akagi , Yasushi Higuchi , Tetsuo Fujii , Yoshiyuki Hattori , Makoto Kuwahara , Kyoko Okada
IPC分类号: H01L27/06
CPC分类号: H01L27/0727 , H01L29/0696 , H01L29/0878 , H01L29/42356 , H01L29/42368 , H01L29/4238 , H01L29/7817 , H01L29/7821
摘要: A semiconductor device includes: a semiconductor substrate; a lateral MOS transistor disposed in the substrate; a Zener diode disposed in the substrate; and a capacitor disposed in the substrate. The transistor includes a drain and a gate, and the diode and the capacitor are coupled in series between the drain and the gate. This device has minimized dimensions and high switching speed. Further, both of a switching loss and a surge voltage are improved.
摘要翻译: 半导体器件包括:半导体衬底; 设置在基板中的横向MOS晶体管; 设置在基板中的齐纳二极管; 以及设置在基板中的电容器。 晶体管包括漏极和栅极,并且二极管和电容器串联耦合在漏极和栅极之间。 该设备具有最小的尺寸和高切换速度。 此外,改善了开关损耗和浪涌电压两者。
-
公开(公告)号:US20120182051A1
公开(公告)日:2012-07-19
申请号:US13433624
申请日:2012-03-29
申请人: Takaaki Aoki , Shoji Mizuno , Shigeki Takahashi , Takashi Nakano , Nozomu Akagi , Yoshiyuki Hattori , Makoto Kuwahara , Kyoko Okada
发明人: Takaaki Aoki , Shoji Mizuno , Shigeki Takahashi , Takashi Nakano , Nozomu Akagi , Yoshiyuki Hattori , Makoto Kuwahara , Kyoko Okada
IPC分类号: H03K3/00
CPC分类号: H01L27/0629 , H01L27/0255 , H03K17/063 , H03K17/165 , H03K17/168 , H03K17/567 , H03K17/687 , H03K2217/0036
摘要: A switching circuit includes: a transistor having a first electrode, a second electrode and a control electrode; a zener diode; and a capacitor. A connection between the first electrode and the second electrode is capable of temporally switching between a conduction state and a non-conduction state by switching a control voltage of the transistor. The zener diode and the capacitor are coupled in series between the first electrode and the control electrode of the transistor. The first electrode is a drain or a collector.
摘要翻译: 开关电路包括:具有第一电极,第二电极和控制电极的晶体管; 齐纳二极管; 和电容器。 通过切换晶体管的控制电压,第一电极和第二电极之间的连接能够在导通状态和非导通状态之间暂时切换。 齐纳二极管和电容器串联耦合在晶体管的第一电极和控制电极之间。 第一电极是漏极或集电极。
-
公开(公告)号:US20110210766A1
公开(公告)日:2011-09-01
申请号:US13105021
申请日:2011-05-11
申请人: Takaaki AOKI , Shoji Mizuno , Shigeki Takahashi , Takashi Nakano , Nozomu Akagi , Yoshiyuki Hattori , Makoto Kuwahara , Kyoko Okada
发明人: Takaaki AOKI , Shoji Mizuno , Shigeki Takahashi , Takashi Nakano , Nozomu Akagi , Yoshiyuki Hattori , Makoto Kuwahara , Kyoko Okada
IPC分类号: H03B1/00
CPC分类号: H01L27/0629 , H01L27/0255 , H03K17/063 , H03K17/165 , H03K17/168 , H03K17/567 , H03K17/687 , H03K2217/0036
摘要: A switching circuit includes: a transistor having a first electrode, a second electrode and a control electrode; a zener diode; and a capacitor. A connection between the first electrode and the second electrode is capable of temporally switching between a conduction state and a non-conduction state by switching a control voltage of the transistor. The zener diode and the capacitor are coupled in series between the first electrode and the control electrode of the transistor. The first electrode is a drain or a collector.
摘要翻译: 开关电路包括:具有第一电极,第二电极和控制电极的晶体管; 齐纳二极管; 和电容器。 通过切换晶体管的控制电压,第一电极和第二电极之间的连接能够在导通状态和非导通状态之间暂时切换。 齐纳二极管和电容器串联耦合在晶体管的第一电极和控制电极之间。 第一电极是漏极或集电极。
-
8.
公开(公告)号:US07893458B2
公开(公告)日:2011-02-22
申请号:US11892819
申请日:2007-08-28
申请人: Shigeki Takahashi , Takashi Nakano , Nozomu Akagi , Yasushi Higuchi , Tetsuo Fujii , Yoshiyuki Hattori , Makoto Kuwahara , Kyoko Okada
发明人: Shigeki Takahashi , Takashi Nakano , Nozomu Akagi , Yasushi Higuchi , Tetsuo Fujii , Yoshiyuki Hattori , Makoto Kuwahara , Kyoko Okada
CPC分类号: H01L27/0727 , H01L29/0696 , H01L29/0878 , H01L29/42356 , H01L29/42368 , H01L29/4238 , H01L29/7817 , H01L29/7821
摘要: A semiconductor device includes: a semiconductor substrate; a lateral MOS transistor disposed in the substrate; a Zener diode disposed in the substrate; and a capacitor disposed in the substrate. The transistor includes a drain and a gate, and the diode and the capacitor are coupled in series between the drain and the gate. This device has minimized dimensions and high switching speed. Further, both of a switching loss and a surge voltage are improved.
摘要翻译: 半导体器件包括:半导体衬底; 设置在基板中的横向MOS晶体管; 设置在基板中的齐纳二极管; 以及设置在基板中的电容器。 晶体管包括漏极和栅极,并且二极管和电容器串联耦合在漏极和栅极之间。 该设备具有最小的尺寸和高切换速度。 此外,改善了开关损耗和浪涌电压两者。
-
公开(公告)号:US08022477B2
公开(公告)日:2011-09-20
申请号:US12071411
申请日:2008-02-21
申请人: Nozomu Akagi , Shigeki Takahashi , Takashi Nakano , Yasushi Higuchi , Tetsuo Fujii , Yoshiyuki Hattori , Makoto Kuwahara
发明人: Nozomu Akagi , Shigeki Takahashi , Takashi Nakano , Yasushi Higuchi , Tetsuo Fujii , Yoshiyuki Hattori , Makoto Kuwahara
IPC分类号: H01L29/66
CPC分类号: H01L29/7817 , H01L27/0738 , H01L29/0696 , H01L29/41758 , H01L29/42368 , H01L29/435 , H01L29/4933 , H01L29/7824 , H01L29/7835
摘要: A semiconductor apparatus comprises: a semiconductor substrate; and a lateral type MIS transistor disposed on a surface part of the semiconductor substrate. The lateral type MIS transistor includes: a line coupled with a gate of the lateral type MIS transistor; a polycrystalline silicon resistor that is provided in the line, and that has a conductivity type opposite to a drain of the lateral type MIS transistor; and an insulating layer through which a drain voltage of the lateral type MIS transistor is applied to the polycrystalline silicon resistor.
摘要翻译: 半导体装置包括:半导体衬底; 以及设置在半导体衬底的表面部分上的横向型MIS晶体管。 横向型MIS晶体管包括:与横向型MIS晶体管的栅极耦合的线; 该多晶硅电阻器设置在该线路中,并且具有与横向型MIS晶体管的漏极相反的导电类型; 以及绝缘层,横向型MIS晶体管的漏极电压通过该绝缘层施加到多晶硅电阻器。
-
公开(公告)号:US07671636B2
公开(公告)日:2010-03-02
申请号:US11723967
申请日:2007-03-22
申请人: Takaaki Aoki , Shoji Mizuno , Shigeki Takahashi , Takashi Nakano , Nozomu Akagi , Yoshiyuki Hattori , Makoto Kuwahara , Kyoko Okada
发明人: Takaaki Aoki , Shoji Mizuno , Shigeki Takahashi , Takashi Nakano , Nozomu Akagi , Yoshiyuki Hattori , Makoto Kuwahara , Kyoko Okada
IPC分类号: H03K3/00
CPC分类号: H01L27/0629 , H01L27/0255 , H03K17/063 , H03K17/165 , H03K17/168 , H03K17/567 , H03K17/687 , H03K2217/0036
摘要: A switching circuit includes: a transistor having a first electrode, a second electrode and a control electrode; a zener diode; and a capacitor. A connection between the first electrode and the second electrode is capable of temporally switching between a condition state and a non-conduction state by switching a control voltage of the transistor. The zener diode and the capacitor are coupled in series between the first electrode and the control electrode of the transistor. The first electrode is a drain or a collector.
-
-
-
-
-
-
-
-
-